AS1536/AS1537
Datasheet - Electrical Characteristics
Timing Characteristics
VDD = +2.7 to +5.25V, TAMB = TMIN to TMAX (unless otherwise specified).
Table 4. Timing Characteristics
Parameter
Symbol
Conditions
Min
1.5
20
Typ
Max
Units
Acquisition Time 1
SCLK Falling-to-DOUT Valid
CSN Falling-to-Output Enable
CSN Rising-to-Output Disable
SCLK Clock Frequency
tACQ
µs
tDO
tDV
Figure 3, CLOAD = 50pF
Figure 3, CLOAD = 50pF
Figure 4, CLOAD = 50pF
200
240
240
2.1
ns
ns
tTR
ns
fSCLK
tCH
0
MHz
ns
SCLK Pulse Width High
SCLK Pulse Width Low
200
200
tCL
ns
SCLK Low-to-CSN Falling Setup
Time
tCS0
50
ns
DOUT Rising-to-SCLK Rising 2
CSN Pulse Width
tSTR
tCS
0
ns
ns
240
1. To guarantee acquisition time, tACQ is the maximum time the device takes to acquire the signal, and is also the
minimum time needed for the signal to be acquired
2. Guaranteed by design; not subject to production testing.
Figure 3. DOUT Enable-Time Load Circuits
+2.7V
DOUT
6kΩ
CLOAD
50pF
6kΩ
DOUT
CLOAD
50pF
DGND
GND
High-impedance to VOH and VOL to VOH
DGND
High-impedance to VOL and VOH to VOL
Figure 4. DOUT Disable-Time Load Circuits
+2.7V
DOUT
CLOAD
50pF
6kΩ
6kΩ
DOUT
DGND
VOH to high-impedance
GND
CLOAD
50pF
DGND
VOL to high-impedance
www.austriamicrosystems.com
Revision 1.01
8 - 22
AMSCO [ AMS(艾迈斯) ]
