欢迎访问ic37.com |
会员登录 免费注册
发布采购

AS1524-BTDR 参数 Datasheet PDF下载

AS1524-BTDR图片预览
型号: AS1524-BTDR
PDF下载: 下载PDF文件 查看货源
内容描述: 下150ksps , 12位, 1通道伪/真差分和2路单端ADC [150ksps, 12-Bit, 1-Channel Pseudo/True-Differential and 2-Channel Single-Ended ADCs]
分类和应用:
文件页数/大小: 22 页 / 708 K
品牌: AMSCO [ AMS(艾迈斯) ]
 浏览型号AS1524-BTDR的Datasheet PDF文件第1页浏览型号AS1524-BTDR的Datasheet PDF文件第2页浏览型号AS1524-BTDR的Datasheet PDF文件第4页浏览型号AS1524-BTDR的Datasheet PDF文件第5页浏览型号AS1524-BTDR的Datasheet PDF文件第6页浏览型号AS1524-BTDR的Datasheet PDF文件第7页浏览型号AS1524-BTDR的Datasheet PDF文件第8页浏览型号AS1524-BTDR的Datasheet PDF文件第9页  
AS1524/AS1525  
Datasheet - Pinout  
4 Pinout  
Pin Assignment  
Figure 2. Pin Assignments (Top View)  
VDD  
1
2
3
4
8
7
6
5
SCLK  
DOUT  
CNVST  
REF  
AIN1/AIN+  
AIN2/AIN-  
GND  
AS1524/  
AS1525  
Pin Description  
Table 2. Pin Description  
Pin Number  
Pin Name  
Description  
Positive Supply Voltage. +2.7V to +5.25V.  
Note: Bypass with a 0.1µF capacitor to GND.  
1
VDD  
Analog Input Channel 1 (AS1525) or Positive Analog Input (AS1524)  
Analog Input Channel 2 (AS1525) or Negative Analog Input (AS1524)  
Ground  
2
3
4
AIN1/AIN+  
AIN2/AIN-  
GND  
External Reference Voltage Input. Sets the analog voltage range.  
Note: Bypass with a 4.7µF capacitor to GND.  
5
REF  
Conversion Start. A rising edge powers up the device and puts the track/  
hold circuitry in track mode. At the falling edge of this pin, the device enters  
hold mode and begins a conversion.  
6
CNVST  
Note: This pin also selects the input channel (AS1525) or input polarity  
(AS1524).  
Serial Data Output. This pin transitions the falling edge of SCLK and goes  
low at the start of a conversion and delivers the MSB at the completion of a  
conversion.  
7
8
DOUT  
SCLK  
Note: This pin goes high impedance once data has been fully clocked out.  
Serial Clock Input. Clocks out data at DOUT with the MSB first.  
www.austriamicrosystems.com  
Revision 1.02  
3 - 22  
 复制成功!