欢迎访问ic37.com |
会员登录 免费注册
发布采购

AS1524-BTDR 参数 Datasheet PDF下载

AS1524-BTDR图片预览
型号: AS1524-BTDR
PDF下载: 下载PDF文件 查看货源
内容描述: 下150ksps , 12位, 1通道伪/真差分和2路单端ADC [150ksps, 12-Bit, 1-Channel Pseudo/True-Differential and 2-Channel Single-Ended ADCs]
分类和应用:
文件页数/大小: 22 页 / 708 K
品牌: AMSCO [ AMS(艾迈斯) ]
 浏览型号AS1524-BTDR的Datasheet PDF文件第3页浏览型号AS1524-BTDR的Datasheet PDF文件第4页浏览型号AS1524-BTDR的Datasheet PDF文件第5页浏览型号AS1524-BTDR的Datasheet PDF文件第6页浏览型号AS1524-BTDR的Datasheet PDF文件第8页浏览型号AS1524-BTDR的Datasheet PDF文件第9页浏览型号AS1524-BTDR的Datasheet PDF文件第10页浏览型号AS1524-BTDR的Datasheet PDF文件第11页  
AS1524/AS1525  
Datasheet - Electrical Characteristics  
Timing Characteristics  
VDD = +2.7 to +5.25V, VREF = +2.5V, 4.7µF Capacitor at REF; fSCLK = 8MHz (50% Duty Cycle); AIN- = GND (AS1524)  
TAMB = TMIN to TMAX (unless otherwise specified). Typical Values at TAMB = +25ºC.  
Table 5. Timing Characteristics  
Parameter  
Symbol  
tCH  
Conditions  
Min  
38  
Typ  
Max  
Units  
ns  
SCLK Pulse Width High  
SCLK Pulse Width Low  
tCL  
38  
ns  
CLOAD = 30pF (see Figure 3, Figure 4,  
Figure 19 on page 12, Figure 20 on  
page 12)  
SCLK Falling-to-DOUT  
Transition  
tDOT  
tDOD  
28  
200  
3.3  
60  
500  
3.7  
ns  
ns  
CLOAD = 30pF (see Figure 3, Figure 4,  
Figure 19 on page 12, Figure 20 on  
page 12)  
SCLK Rising-to-DOUT1  
Disable  
100  
30  
CLOAD = 30pF (see Figure 3, Figure 4,  
Figure 19 on page 12, Figure 20 on  
page 12)  
CNVST Falling-to-MSB Vlid  
CNVST Pulse Width  
tCONV  
tCSW  
µs  
ns  
1. Guaranteed by Design and Characterisation.  
Figure 3. DOUT Enable/Disable Time Load Circuits  
DOUT  
VDD  
6kΩ  
6kΩ  
CLOAD  
DOUT  
GND  
GND  
CLOAD  
High-impedance to VOH, VOL to VOH, and VOH to High-impedance  
GND  
Figure 4. Detailed Serial Interface Timing Diagram  
CNVST  
tCH  
tCSW  
tCL  
SCLK  
DOUT  
tDOT  
tDOD  
High Z  
www.austriamicrosystems.com  
Revision 1.02  
7 - 22  
 复制成功!