AS1339
Datasheet - P i n o u t
Table 1. Pin Description
Pin Name
IN2
Pin Number
C1
Description
Supply Voltage Input for LDO1 and LDO2.
Connect IN2 to a battery or
supply voltage from 2.7V to 5.5V. Decouple IN2 with a 1μF ceramic
capacitor as close as possible to IN2 and AGND. Connect IN2 to the same
source as IN1A and IN1B.
IN1B, IN1A
C3, C4
LDO1
D1
10mA LDO Regulator 1 Output.
Decouple LDO1 with a 0.1μF ceramic
capacitor as close as possible to LDO1 and AGND. LDO1 is internally pulled
down through a 100Ω resistor when this regulator is disabled.
Enable Input for LDO1.
For normal operation, connect to logic-high. For
shutdown mode, connect to logic-low. The pin is internally pulled down
through a 110kΩ resistor.
PAB, PAA
Te
c
hn
ic a
al m
co s
A
nt G
en
ts
til
EN1
D2
D3, D4
Revision 1.05
PA Connection for Bypass Mode.
Internally connected to IN1A/B using
the internal bypass MOSFET during bypass mode. Connect PAA/B with a
4.7μF ceramic capacitor as close as possible to PAA/B and PGND.
lv
al
3 - 25
Supply Voltage Input for PA Step-Down Converter.
Connect IN1A/B to a
battery or supply voltage from 2.7V to 5.5V. Decouple IN1A/B with a 10μF
ceramic capacitor as close as possible to IN1A/B, and PGND. IN1A and
IN1B are internally connected together. Connect IN1A/B to the same source
as IN2.
id
TEST
C2
NC.
Used for internal test purpose. The pin is internally pulled down with a
110kΩ resistor.