欢迎访问ic37.com |
会员登录 免费注册
发布采购

AS1158-T 参数 Datasheet PDF下载

AS1158-T图片预览
型号: AS1158-T
PDF下载: 下载PDF文件 查看货源
内容描述: 单路/双路LVDS接收器 [Single/Dual LVDS Receivers]
分类和应用:
文件页数/大小: 15 页 / 291 K
品牌: AMSCO [ AMS(艾迈斯) ]
 浏览型号AS1158-T的Datasheet PDF文件第7页浏览型号AS1158-T的Datasheet PDF文件第8页浏览型号AS1158-T的Datasheet PDF文件第9页浏览型号AS1158-T的Datasheet PDF文件第10页浏览型号AS1158-T的Datasheet PDF文件第12页浏览型号AS1158-T的Datasheet PDF文件第13页浏览型号AS1158-T的Datasheet PDF文件第14页浏览型号AS1158-T的Datasheet PDF文件第15页  
AS1153/55  
Data Sheet - Applications  
Use cables and connectors with matched differential impedance (typically 100Ω) to minimize impedance mis-  
matches.  
Balanced cables such as twisted pair offer superior signal quality and tend to generate less EMI due to magnetic  
field canceling effects. Balanced cables pick up noise as common mode, which is rejected by the LVDS receiver.  
Avoid the use of unbalanced cables such as ribbon cable or simple coaxial cable.  
Termination  
Due to the high data rates of LVDS drivers, matched termination will prevent the generation of any signal reflections,  
and reduce EMI.  
The AS1157/58 has integrated termination resistors connected across the inputs of each receiver. The value of the  
integrated resistor is specified in Table 3.  
The AS1153/55 requires an external termination resistor. The termination resistor should match the differential  
impedance of the transmission line and be placed as close to the receiver inputs as possible. Termination resis-  
tance values may range between 90 to 132Ω depending on the characteristic impedance of the transmission  
medium. Use 1% surface-mount resistors.  
Board Layout  
The device should be placed as close to the interface connector as possible to minimize LVDS trace length.  
Keep the LVDS and any other digital signals separated from each other to reduce crosstalk.  
Use a four-layer PC board that provides separate power, ground, LVDS signals, and input signals.  
Isolate the input LVDS signals from each other and the output LVCMOS/LVTTL signals from each other to prevent  
coupling.  
Separate the input LVDS signals from the output signals planes with the power and ground planes for best results.  
Figure 20. Propagation Delay and Transition Time Test Circuit  
INx+  
Pulse  
Generator**  
OUT  
INx-  
CL  
50Ω  
50Ω  
Receiver  
AS1153/55, AS1157/58  
* 50Ω required for pulse generator.  
** When testing the AS1157/58, adjust the pulse generator out-  
put to account for internal termination resistor.  
www.austriamicrosystems.com  
Revision 1.01  
11 - 15