欢迎访问ic37.com |
会员登录 免费注册
发布采购

AS1109-BSSU 参数 Datasheet PDF下载

AS1109-BSSU图片预览
型号: AS1109-BSSU
PDF下载: 下载PDF文件 查看货源
内容描述: 恒流, 8位LED驱动器与诊断 [Constant-Current, 8-Bit LED Driver with Diagnostics]
分类和应用: 驱动器
文件页数/大小: 26 页 / 1003 K
品牌: AMSCO [ AMS(艾迈斯) ]
 浏览型号AS1109-BSSU的Datasheet PDF文件第14页浏览型号AS1109-BSSU的Datasheet PDF文件第15页浏览型号AS1109-BSSU的Datasheet PDF文件第16页浏览型号AS1109-BSSU的Datasheet PDF文件第17页浏览型号AS1109-BSSU的Datasheet PDF文件第19页浏览型号AS1109-BSSU的Datasheet PDF文件第20页浏览型号AS1109-BSSU的Datasheet PDF文件第21页浏览型号AS1109-BSSU的Datasheet PDF文件第22页  
AS1109  
Data Sheet - Application Information  
Low-current diagnosis mode is started with 3 clock pulses during error detection mode. After the three pulses of CLK,  
a pulse of LD loads the internal all 1s test pattern. Then OEN should be enabled for 2µs for testing. With the rising  
edge of OEN the test of the LEDs is stopped and while LD is high the desired error mode can be selected with the cor-  
responding clock pulses.  
With the next data input the detailed error code will be clocked out at SDO.  
Note: See Figure 22 for the use of an external test pattern.  
Figure 22. Low-Current Diagnosis Mode with External Test Pattern – 128 Cascaded AS1109s  
2µs Low-Current Diagnosis Mode  
Display  
Data1  
Data2  
Data3  
SDI  
External all 1s Test Pattern  
Data2  
T/O or S Error Code  
Data0  
O or S Error Code  
from Test Pattern  
Temperature Error Code  
SDO  
GEF  
GEF  
3x Clocks  
Low-Current  
Mode  
ClockforError  
Mode 1x/2x  
CLK  
1024x  
1024x  
1024x  
Rising Edge of OEN  
Acquisition of Error Status  
OEN  
Falling Edge of LD; Error Register  
is copied into Shift Register  
LD  
Current  
100mA  
100mA  
0.8mA  
GEF = Global Error Flag  
Cascading Devices  
To cascade multiple AS1109 devices, pin SDO must be connected to pin SDI of the next AS1109 (see Figure 23). At  
each rising edge of CLK the LSB of the shift register will be written into the shift register SDI of the next AS1109 in the  
chain. Data at the SDI pin is clocked in at the rising edge of the CLK pulse and is clocked out at the SDO pin 8.5 clock  
cycles later at the falling edge of the CLK pulse.  
Note: When n*AS1109 devices are in one chain, n*8 clock pulses are needed to latch-in the input data.  
Figure 23. Cascading AS1109 Devices  
SDI  
AS1109 #1  
AS1109 #2  
AS1109 #n-1  
SDI  
SDO SDI  
SDO  
SDI  
SDO  
CLK  
LD  
OEN  
CLK  
LD  
OEN  
CLK  
LD  
OEN  
CLK  
LD  
OEN  
www.austriamicrosystems.com  
Revision 1.18  
18 - 26