欢迎访问ic37.com |
会员登录 免费注册
发布采购

AS1108_12 参数 Datasheet PDF下载

AS1108_12图片预览
型号: AS1108_12
PDF下载: 下载PDF文件 查看货源
内容描述: 4 -的Digi吨LED显示艾弗博士 [4-Digi t LED Display Dr iver]
分类和应用:
文件页数/大小: 21 页 / 1536 K
品牌: AMSCO [ AMS(艾迈斯) ]
 浏览型号AS1108_12的Datasheet PDF文件第5页浏览型号AS1108_12的Datasheet PDF文件第6页浏览型号AS1108_12的Datasheet PDF文件第7页浏览型号AS1108_12的Datasheet PDF文件第8页浏览型号AS1108_12的Datasheet PDF文件第10页浏览型号AS1108_12的Datasheet PDF文件第11页浏览型号AS1108_12的Datasheet PDF文件第12页浏览型号AS1108_12的Datasheet PDF文件第13页  
AS1108  
Datasheet - Detailed Description  
8 Detailed Description  
Serial-Addressing Format  
Programming the AS1108 is accomplished by writing to the device’s internal registers (see Digit- and Control-Registers  
on page 9) via the 4-wire serial interface. A programming sequence consists of 16-bit packages as depicted in Table 6.  
The data is shifted into the internal 16-bit register with the rising edge of the CLK signal. With the rising edge of the  
LOAD/CSN signal the data is latched into a digit- or control-register. The LOAD/CSN signal must go high after the 16th  
rising clock edge.  
The LOAD/CSN signal can also come later but this must happen just before the next rising edge of CLK, otherwise the  
data will be lost. The contents of the internal shift register are applied 16.5 clock cycles later to pin DOUT. The data is  
clocked out at the falling edge of CLK.  
The first 4 bits (D15:D12) are “don't care” settings, bits D11:D8 contain the register address, and bits D7:D0 conain t
data. The first bit is D15, the most significant bit (MSB). The exact timing is shown in Figure 10.  
Table 6. 16-Bit Serial Data Format  
D15 D14 D13 D12  
D11  
D10  
D9  
D8  
D7  
D6  
D5  
D4  
Data  
D3  
2  
D1  
D0  
X
X
X
X
Register Address (see Table 7) MSB  
LSB  
Initial Power-Up  
On initial power-up, the AS1108 registers are reset to theifault values, the display is blanked, and the device goes  
into shutdown mode. All registers should be programmed frmal operation at is time.  
Note: The default settings enable only scanning of one digitthe internal decodeis disabled and the Intensity Control  
Register (see page 12) is set to the minimum values.  
Figure 10. Interface Timing  
LOAD/  
CSN  
tCSW  
tCSH  
tCP  
tCSS  
tLDCK  
tCL  
CH  
CLK  
DIN  
t
DH  
t
DS  
D15  
D14  
D1  
D0  
tDO  
DOUT  
www.austriamicrosystems.com/LED-Driver-ICs/AS1108  
Revision 2.13  
8 - 20  
 复制成功!