欢迎访问ic37.com |
会员登录 免费注册
发布采购

AS1108_12 参数 Datasheet PDF下载

AS1108_12图片预览
型号: AS1108_12
PDF下载: 下载PDF文件 查看货源
内容描述: 4 -的Digi吨LED显示艾弗博士 [4-Digi t LED Display Dr iver]
分类和应用:
文件页数/大小: 21 页 / 1536 K
品牌: AMSCO [ AMS(艾迈斯) ]
 浏览型号AS1108_12的Datasheet PDF文件第6页浏览型号AS1108_12的Datasheet PDF文件第7页浏览型号AS1108_12的Datasheet PDF文件第8页浏览型号AS1108_12的Datasheet PDF文件第9页浏览型号AS1108_12的Datasheet PDF文件第11页浏览型号AS1108_12的Datasheet PDF文件第12页浏览型号AS1108_12的Datasheet PDF文件第13页浏览型号AS1108_12的Datasheet PDF文件第14页  
AS1108  
Datasheet - Detailed Description  
Shutdown Mode  
The AS1108 features a shutdown mode, consuming only 10µA (max) current. Shutdown mode is entered via a write to  
the Shutdown Register (see Table 8). At that point, all segment current sources are pulled to ground and all digit driv-  
ers are connected to VDD, so that all segments are blanked.  
Note: During shutdown mode the Digit-Registers maintain their data.  
Shutdown mode can either be used as a means to reduce power consumption or for generating a flashing display  
(repeatedly entering and leaving shutdown mode). For minimum supply current in shutdown mode, logic input should  
be at GND or VDD (CMOS logic level).  
The device needs typically 250µs to exit shutdown mode, and during shutdown mode the AS1108 is fully programma-  
ble. Only the display test mode (see page 11) overrides shutdown mode.  
When entering or leaving shutdown mode, the Feature Register is reset to its default values (all 0s) when Shutdown  
Register bit D7 (page 10) = 0. When bit D7 = 1, the Feature Register is left unchanged when entering or leavinshut-  
down mode.  
Note: If the AS1108 is used with an external clock, Shutdown Register bit D7 should be set to 1 when writing to the  
Shutdown Register.  
Digit- and Control-Registers  
The AS1108 contains four Digit-Registers and six control-registe, whicare listed in Tble 7. All registers are  
selected using a 4-bit address word, and communication idone via the serial interface.  
Digit Registers – These registers are realized with an oip 32-bit memory. ach digit can be controlled directly  
without rewriting the whole register contents.  
Control Registers – These registers consist of decode mode, display intnsity, number of scanned digits, shut-  
down, display test and features selection regier.  
Table 7. Register Address Map  
Address  
Register  
HEX Cod
Page  
D15:D12  
D11  
0
D10  
0
D9  
0
0
1
1
0
0
1
1
0
0
1
1
D8  
0
1
0
1
0
1
0
1
0
1
0
1
No-Op  
Digit 0  
0
0xX1  
0xX2  
0xX3  
0xX4  
0xX9  
0xXA  
0xXB  
0xXC  
0xXD  
0xXE  
0xXF  
X
X
X
X
X
X
X
X
X
X
X
X
13  
N/A  
N/A  
N/A  
N/A  
10  
0
0
Digit 1  
0
0
Digit 2  
0
0
Digit 3  
0
1
Decode-Mode  
Intensity Control  
Scan Limit  
Shutdown  
N/A  
1
0
1
0
12  
1
0
12  
1
1
10  
1
1
N/A  
13  
Feature  
1
1
Display Te
1
1
11  
www.austriamicrosystems.com/LED-Driver-ICs/AS1108  
Revision 2.13  
9 - 20