AS3525-A/-B C22O22
Data Sheet, Confidential
Name
Base
Default
0x00
IRQ_ENRD_0
I2C audio master
First Interrupt Register
Please be aware that writing to this register will enable/disable the corresponding
interrupts, while with reading you get the actual interrupt status and will clear the
register at the same time. It is not possible to read back the interrupt enable/disable
settings. This register is reset at a DVDD-POR.
Offset: 0x25
Bit
Bit Name
Default
Access
Bit Description
4
CHG_changed
(status change)
0
W
Charger input status change interrupt setting
0: disable
1: enable enables an interrupt on a low to high or high to low
change of CHG_IN pin. The thresholds are set in
Charger input status change interrupt reading
0: charger input status not changed
1: charger input status changed, check CHG_status
0: no USB input connected
1: USB input connected, also valid if USB is connected during
wakeup
USB input status change interrupt setting
0: disable
x
x
0
R
R
3
2
USB_status
USB_changed
(status change)
W
1: enables an interrupt on a low to high or high to low change
of VBUS pin. The threshold can be set in the USB_UTIL
register (0x17)
x
0
x
R
USB input status change interrupt reading
0: USB input status not changed
1: USB input status changed, check USB_status
Real time clock supply interrupt setting
0: disable
1
RVDD_waslow
(level)
W
R
1: enable
Real time clock supply interrupt reading
0: RTC supply o.k.
1: RTC supply was low, RTC not longer valid
The interrupt gets set during power-up even if the interrupt is
not enabled. For a valid reading, the interrupt has to be
enabled first.
0
BVDD_islow
0
x
W
R
Supervisor BVDD interrupt setting
0: disable
1: enable
Supervisor BVDD interrupt setting
0: BVDD is above brown out level
1:BVDD has reached brown out level
The threshold can be set in the SUPERVISOR register (0x24)
© 2005-2009, austriamicrosystems AG, 8141 Unterpremstaetten, Austria-Europe. All Rights Reserved.
www.austriamicrosystems.com Revision 1.13
158 - 194
AMSCO [ AMS(艾迈斯) ]
