欢迎访问ic37.com |
会员登录 免费注册
发布采购

A43L8316V-10 参数 Datasheet PDF下载

A43L8316V-10图片预览
型号: A43L8316V-10
PDF下载: 下载PDF文件 查看货源
内容描述: 128K ×16位×2组同步DRAM [128K X 16 Bit X 2 Banks Synchronous DRAM]
分类和应用: 动态存储器
文件页数/大小: 45 页 / 1382 K
品牌: AMICC [ AMIC TECHNOLOGY ]
 浏览型号A43L8316V-10的Datasheet PDF文件第13页浏览型号A43L8316V-10的Datasheet PDF文件第14页浏览型号A43L8316V-10的Datasheet PDF文件第15页浏览型号A43L8316V-10的Datasheet PDF文件第16页浏览型号A43L8316V-10的Datasheet PDF文件第18页浏览型号A43L8316V-10的Datasheet PDF文件第19页浏览型号A43L8316V-10的Datasheet PDF文件第20页浏览型号A43L8316V-10的Datasheet PDF文件第21页  
A43L8316  
3.  
Interrupt (I)  
CAS  
1) Read interrupted by Read (BL=4) Note 1  
CLK  
CMD  
RD  
A
RD  
B
ADD  
DQ(CL2)  
DQ(CL3)  
QA0 QB0 QB1 QB2 QB3  
QA0 QB0 QB1 QB2 QB3  
tCCD  
Note2  
2) Write interrupted by Write (BL =2)  
3) Write interrupted by Read (BL =2)  
CLK  
WR WR  
WR  
RD  
CMD  
tCCD  
tCCD  
Note2  
Note2  
ADD  
DQ  
A
B
A
B
DA0 DB0 DB1  
DQ(CL2)  
DQ(CL3)  
DA0  
DA0  
QB0 QB1  
QB0 QB1  
tCDL  
Note3  
tCDL  
Note3  
Note : 1. By “Interrupt”, It is possible to stop burst read/write by external command before the end of burst.  
By “ Interrupt”, to stop burst read/write by access; read, write and block write.  
CAS  
CAS  
2. tCCD :  
to  
delay. (=1CLK)  
CAS  
CAS  
3. tCDL : Last data in to new column address delay. (= 1CLK).  
Preliminary (April, 2000, Version 1.0)  
16  
AMIC Technology, Inc.  
 复制成功!