欢迎访问ic37.com |
会员登录 免费注册
发布采购

N04Q1618C2B 参数 Datasheet PDF下载

N04Q1618C2B图片预览
型号: N04Q1618C2B
PDF下载: 下载PDF文件 查看货源
内容描述: 4Mb的超低功耗异步SRAM CMOS瓦特/双Vcc和VCCQ的终极功率降低256K 】 16位POWER SAVER技术 [4Mb Ultra-Low Power Asynchronous CMOS SRAM w/ Dual Vcc and VccQ for Ultimate Power Reduction 256K】16 bit POWER SAVER TECHNOLOGY]
分类和应用: 静态存储器
文件页数/大小: 13 页 / 295 K
品牌: AMI [ AMI SEMICONDUCTOR ]
 浏览型号N04Q1618C2B的Datasheet PDF文件第3页浏览型号N04Q1618C2B的Datasheet PDF文件第4页浏览型号N04Q1618C2B的Datasheet PDF文件第5页浏览型号N04Q1618C2B的Datasheet PDF文件第6页浏览型号N04Q1618C2B的Datasheet PDF文件第8页浏览型号N04Q1618C2B的Datasheet PDF文件第9页浏览型号N04Q1618C2B的Datasheet PDF文件第10页浏览型号N04Q1618C2B的Datasheet PDF文件第11页  
N04Q1618C2B  
AMI Semiconductor, Inc.  
Timing Test Conditions  
Advance Information  
Item  
0.1VCC to 0.9 VCC  
Input Pulse Level  
Input Rise and Fall Time  
Input and Output Timing Reference Levels  
Output Load  
5ns  
0.5 VCC  
CL = 30pF  
0 to +70oC  
Operating Temperature  
Timing  
-70  
-85  
-150  
Max.  
Units  
Item  
Symbol  
Min.  
Max.  
Min.  
Max.  
Min.  
tRC  
tAA  
Read Cycle Time  
70  
85  
150  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
Address Access Time  
70  
70  
70  
35  
70  
85  
85  
85  
45  
85  
150  
150  
150  
75  
tAAP  
tCO  
tOE  
tBE  
Page Mode Address Access Time  
Chip Enable to Valid Output  
Output Enable to Valid Output  
Byte Select to Valid Output  
150  
tLZ  
Chip Enable to Low-Z output  
Output Enable to Low-Z Output  
Byte Select to Low-Z Output  
10  
5
10  
5
10  
5
tOLZ  
tBZ  
10  
0
10  
0
10  
0
tHZ  
Chip Disable to High-Z Output  
Output Disable to High-Z Output  
Byte Select Disable to High-Z Output  
Output Hold from Address Change  
20  
20  
20  
20  
20  
20  
20  
20  
20  
tOHZ  
tBHZ  
tOH  
0
0
0
0
0
0
10  
10  
10  
ns  
tWC  
tCW  
tAW  
tBW,  
tWP  
tAS  
Write Cycle Time  
Chip Enable to End of Write  
Address Valid to End of Write  
Byte Select to End of Write  
Write Pulse Width  
70  
50  
50  
50  
40  
0
85  
60  
60  
60  
50  
0
150  
120  
120  
120  
100  
0
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
Address Setup Time  
tWR  
tWHZ  
tDW  
tDH  
Write Recovery Time  
0
0
0
Write to High-Z Output  
Data to Write Time Overlap  
Data Hold from Write Time  
End Write to Low-Z Output  
20  
20  
20  
40  
0
50  
0
100  
0
tOW  
5
5
5
ns  
Stock No. 23451-D 11/06  
The specification is ADVANCE INFORMATION and subject to change without notice.  
7