欢迎访问ic37.com |
会员登录 免费注册
发布采购

ELANSC400-66AC 参数 Datasheet PDF下载

ELANSC400-66AC图片预览
型号: ELANSC400-66AC
PDF下载: 下载PDF文件 查看货源
内容描述: 单芯片,低功耗, PC / AT兼容的微控制器 [Single-Chip, Low-Power, PC/AT-Compatible Microcontrollers]
分类和应用: 微控制器PC
文件页数/大小: 132 页 / 2249 K
品牌: AMD [ AMD ]
 浏览型号ELANSC400-66AC的Datasheet PDF文件第16页浏览型号ELANSC400-66AC的Datasheet PDF文件第17页浏览型号ELANSC400-66AC的Datasheet PDF文件第18页浏览型号ELANSC400-66AC的Datasheet PDF文件第19页浏览型号ELANSC400-66AC的Datasheet PDF文件第21页浏览型号ELANSC400-66AC的Datasheet PDF文件第22页浏览型号ELANSC400-66AC的Datasheet PDF文件第23页浏览型号ELANSC400-66AC的Datasheet PDF文件第24页  
ISA Bus Interface For External ISA Peripherals  
SYSTEM CONSIDERATIONS  
The ISA interface consists of a subset of ISA-compati-  
ble bus signals, allowing for the connection of 8- or  
16-bit devices supporting ISA-compatible I/O, memory,  
and DMA cycles. The following features are supported:  
Figure 1 shows the ÉlanSC400 microcontroller as it  
might be used in a minimal system design.  
Figure 2 and Figure 3 show more complex system de-  
signs for each microcontroller and the features that are  
traded for others because of pin multiplexing.  
8.2944-MHz maximum bus clock speed  
Programmable DMA clock speed up to 16 MHz  
The ÉlanSC400 and ÉlanSC410 microcontrollers  
support a maximum of 4 banks of 32-bit DRAM, but  
because the RAS and CAS signals for the high  
word and for banks 2 and 3 are traded for keyboard  
row signals, the minimum system would have one  
or two banks of DRAM (either Bank 0 or Bank 1)  
populated with 16-bit DRAMs. The MA12 signal for  
asymmetrical support is also traded with a keyboard  
row signal.  
8-bit and 16-bit ISA I/O and memory cycles (ISA  
memory is non-cacheable)  
Direct connection to 3- or 5-volt peripherals  
Eight programmable IRQ input signals are available.  
These interrupts can be routed via software to any  
available PC/AT-compatible interrupt channel.  
Two programmable DMA channels are available for ex-  
ternal DMA peripherals. These DMA channels can be  
routed to software to any available ISA DMA channel.  
Because the VL-bus and the graphics controller  
share control signals on the ÉlanSC400 microcon-  
troller, use of the internal graphics controller is  
traded with having an external VL-bus on that mi-  
crocontroller.  
VESA Local (VL) Bus Interface Supports 32-Bit  
Memory and I/O Targets  
The VESA local (VL) bus controller provides the sig-  
nals and associated timing necessary to support a sin-  
gle VESA compliant VL-bus target. Multiple VL-bus  
targets can be supported using external circuitry to  
allow multiple VL devices to share the VL_LDEV sig-  
nal. This allows the ÉlanSC400 and ÉlanSC410 micro-  
controllers to operate as a normal VL-bus motherboard  
controller, in accordance with the VL-Bus Standard 2.0.  
If either 32-bit DRAMs, 32-bit ROMs, or the VL-bus  
is enabled, the internal graphics controller on the  
ÉlanSC400 microcontroller is unavailable because  
of internal design constraints.  
The ÉlanSC400 and ÉlanSC410 microcontrollers  
provide an absolute minimum of dedicated ISA con-  
trol signals. Any additional ISA controls are traded  
with GPIOs or keyboard rows and columns.  
On the ÉlanSC400 microcontroller, the VL-bus is  
available only when the internal graphics controller is  
disabled.  
The SD buffer shares control signals with some of  
the GPIOs. This buffer controls the high word of the  
D data bus (D31–D16). Note that using the SD  
buffer is optional. The high word of the D data bus  
can be hooked up directly to devices that want the  
SD data bus (SD15–SD0). Buffering aids in voltage  
translation or isolation for heavy loading.  
The microcontroller’s VL-bus controller includes the  
following features:  
33-MHz operation at 3.3 V  
32-bit data bus  
The R32BFOE signal buffers the high word of the D  
data bus (D31–D16) for 32-bit ROMs. The control  
signal associated with the ROM32 buffer is shared  
with a keyboard row.  
Burst-mode transfers  
Register control of local bus reset  
VESA bus mastering and DMA transfers to and from  
the VL-bus target are not supported. VL memory is  
non-cacheable.  
On the ÉlanSC400 microcontroller, the parallel port  
is traded for PC Card Socket B. It requires an exter-  
nal buffer and latch.  
The serial and infrared ports share the same inter-  
nal UART. Real-time switching between the two is  
supported; however, only one port is available at  
any given time.  
ROMCS2 is not connected to a dedicated pin. Soft-  
ware can enable and map it to any of the 15  
GPIO_CS signals.  
20  
Élan™SC400 and ÉlanSC410 Microcontrollers Data Sheet