欢迎访问ic37.com |
会员登录 免费注册
发布采购

AM79C978KC/W 参数 Datasheet PDF下载

AM79C978KC/W图片预览
型号: AM79C978KC/W
PDF下载: 下载PDF文件 查看货源
内容描述: 单芯片1/10 Mbps的PCI家庭网络控制器 [Single-Chip 1/10 Mbps PCI Home Networking Controller]
分类和应用: 控制器PC
文件页数/大小: 261 页 / 3499 K
品牌: AMD [ AMD ]
 浏览型号AM79C978KC/W的Datasheet PDF文件第191页浏览型号AM79C978KC/W的Datasheet PDF文件第192页浏览型号AM79C978KC/W的Datasheet PDF文件第193页浏览型号AM79C978KC/W的Datasheet PDF文件第194页浏览型号AM79C978KC/W的Datasheet PDF文件第196页浏览型号AM79C978KC/W的Datasheet PDF文件第197页浏览型号AM79C978KC/W的Datasheet PDF文件第198页浏览型号AM79C978KC/W的Datasheet PDF文件第199页  
TBR16: 10BASE-T INTERRUPT Status and Enable  
Register (Register 16)  
and interrupt enable bits. The status is always updated  
whether or not the interrupt enable bits are set. When  
an interrupt occurs, the system will need to read the in-  
terrupt register to clear the status bits and determine  
the course of action needed. See Table 74.  
The Interrupt bits indicate when there is a change in the  
Link Status, Duplex Mode, Auto-Negotiation status, or  
Speed status. Register 16 contains the interrupt status  
Table 74. TBR16: 10BASE-T INTERRUPT Status and Enable Register (Register 16)  
Read/  
H/W or Soft  
Reset  
Bit(s)  
Name  
Description  
Write  
15:14  
Reserved  
RO  
0
1 = When this bit is set, setting bits 12:9 of this register  
will cause a condition that will set bits 4:1  
accordingly. The effect is to test the register bits with  
a forced interrupt condition.  
Interrupt Test Enable  
(Note 1)  
13  
R/W  
0
0 = Bits 4:1 are only set if the interrupt condition (if any  
bits in 12:9 are set) occurs.  
Link Status Change  
Enable  
1 = Link Status Change enable  
0 = This interrupt is masked  
R/W  
R/W  
R/W  
R/W  
0
0
0
0
12  
11  
10  
9
Duplex Mode Change  
Enable  
1 = Duplex Mode Change enable  
0 = This interrupt is masked  
Auto-Neg Change  
Enable  
1 = Auto-Negotiation Change enable  
0 = This interrupt is masked  
Speed Change  
Enable  
1 = Speed Change enable  
0 = This interrupt is masked  
Global  
Enable  
1= Global Interrupt enable  
0 = This interrupt is masked  
R/W  
RO  
0
0
0
8
7:5  
Reserved  
1 = Link Status has changed on a port  
0 = No change in Link Status  
RO,  
LH  
4
3
2
1
Link Status Change  
1 = Duplex Mode has changed on a port  
0 = No change in Duplex mode  
RO,  
LH  
Duplex Mode Change  
Auto-Negotiation Change  
Speed Change  
0
0
0
1 = Auto-Neg status has changed on a port  
0 = No change in Auto-Neg status  
RO,  
LH  
1 = Speed status has changed on a port  
0 = No change  
RO,  
LH  
1 = Indicates a change in status of any of the above  
interrupts  
RO,  
LH  
Global  
0
0
0 = Indicates no change in Interrupt Status  
Note:  
1. All bits, except bit 13, are cleared on read (COR). The register must be read twice to see if it has been cleared.  
Am79C978  
195