欢迎访问ic37.com |
会员登录 免费注册
发布采购

AM186ES-40KI/W 参数 Datasheet PDF下载

AM186ES-40KI/W图片预览
型号: AM186ES-40KI/W
PDF下载: 下载PDF文件 查看货源
内容描述: 高性能, 80C186- / 80C188兼容和80L186- / 80L188兼容的16位嵌入式微控制器 [High Performance, 80C186-/80C188-Compatible and 80L186-/80L188-Compatible, 16-Bit Embedded Microcontrollers]
分类和应用: 微控制器
文件页数/大小: 102 页 / 1514 K
品牌: AMD [ AMD ]
 浏览型号AM186ES-40KI/W的Datasheet PDF文件第62页浏览型号AM186ES-40KI/W的Datasheet PDF文件第63页浏览型号AM186ES-40KI/W的Datasheet PDF文件第64页浏览型号AM186ES-40KI/W的Datasheet PDF文件第65页浏览型号AM186ES-40KI/W的Datasheet PDF文件第67页浏览型号AM186ES-40KI/W的Datasheet PDF文件第68页浏览型号AM186ES-40KI/W的Datasheet PDF文件第69页浏览型号AM186ES-40KI/W的Datasheet PDF文件第70页  
P R E L I M I N A R Y  
Numerical Key to Switching Parameter Symbols (continued)  
No.  
43  
44  
45  
46  
47  
48  
49  
50  
51  
52  
53  
54  
55  
57  
58  
59  
61  
62  
63  
64  
65  
66  
67  
68  
69  
70  
79  
80  
81  
82  
83  
84  
85  
86  
87  
88  
89  
90  
91  
92  
93  
Parameter Symbol  
tCLCH  
Description  
CLKOUTA Low Time  
tCHCL  
CLKOUTA High Time  
tCH1CH2  
tCL2CL1  
tSRYCL  
tCLSRY  
tARYCH  
tCLARX  
tARYCHL  
tARYLCL  
tINVCH  
tINVCL  
CLKOUTA Rise Time  
CLKOUTA Fall Time  
SRDY Transition Setup Time  
SRDY Transition Hold Time  
ARDY Resolution Transition Setup Time  
ARDY Active Hold Time  
ARDY Inactive Holding Time  
ARDY Setup Time  
Peripheral Setup Time  
DRQ Setup Time  
tCLTMV  
tRESIN  
Timer Output Delay  
RES Setup Time  
tHVCL  
HOLD Setup  
tRHDX  
RD High to Data Hold on AD Bus  
Maximum PLL Lock Time  
HLDA Valid Delay  
tLOCK  
tCLHAV  
tCHCZ  
Command Lines Float Delay  
Command Lines Valid Delay (after Float)  
A Address Valid to WR Low  
A Address Valid to RD Low  
CLKOUTA High to LCS/UCS Valid  
CLKOUTA High to A Address Valid  
X1 to CLKOUTA Skew  
tCHCV  
tAVWL  
tAVRL  
tCHCSV  
tCHAV  
tCICOA  
tCICOB  
tCHRFD  
tCLCLX  
tCLCSL  
tCLRF  
X1 to CLKOUTB Skew  
CLKOUTA High to RFSH Valid  
LCS Inactive Delay  
LCS Active Delay  
CLKOUTA High to RFSH Invalid  
CLKOUTA to CLKOUTB Skew  
LCS Precharge Pulse Width  
RFSH Cycle Time  
tCOAOB  
tLRLL  
tRFCY  
tLCRF  
LCS Inactive to RFSH Active Delay  
A Address Valid to WHB, WLB Low  
Chip Select to ARDY Low  
ARDY Assert to Data Valid  
DS Low to Data Driven  
tAVBL  
tCSHARYL  
tARYHDV  
tDSLDD  
tDSLDV  
tDSHDIR  
tDSHDX  
DS Low to Data Valid  
DS High to Data Invalid—Read  
DS High to Data Bus Turn-off Time  
66  
Am186/188ES and Am186/188ESLV Microcontrollers  
 复制成功!