欢迎访问ic37.com |
会员登录 免费注册
发布采购

AM186ED-20KI/W 参数 Datasheet PDF下载

AM186ED-20KI/W图片预览
型号: AM186ED-20KI/W
PDF下载: 下载PDF文件 查看货源
内容描述: 高性能, 80C186-和80C188兼容的16位嵌入式微控制器 [High Performance, 80C186- and 80C188-Compatible, 16-Bit Embedded Microcontrollers]
分类和应用: 微控制器
文件页数/大小: 88 页 / 1493 K
品牌: AMD [ AMD ]
 浏览型号AM186ED-20KI/W的Datasheet PDF文件第72页浏览型号AM186ED-20KI/W的Datasheet PDF文件第73页浏览型号AM186ED-20KI/W的Datasheet PDF文件第74页浏览型号AM186ED-20KI/W的Datasheet PDF文件第75页浏览型号AM186ED-20KI/W的Datasheet PDF文件第77页浏览型号AM186ED-20KI/W的Datasheet PDF文件第78页浏览型号AM186ED-20KI/W的Datasheet PDF文件第79页浏览型号AM186ED-20KI/W的Datasheet PDF文件第80页  
P R E L I M I N A R Y  
INTERRUPT ACKNOWLEDGE CYCLE WAVEFORMS  
t1  
t2  
t3  
t4  
tW  
CLKOUTA  
68  
Address  
A19–A0  
7
8
Invalid  
S6  
S6  
S6  
1
(b)  
2
12  
15  
AD15–AD0  
Ptr  
23  
9
ALE  
10  
11  
4
BHE  
BHE  
31  
21  
INTA1–INTA0  
DEN  
20  
(c)  
19  
3
22  
22  
DT/R  
(d)  
(a)  
4
22  
Status  
S2–S0  
Notes:  
a
The status bits become inactive in the state preceding t4.  
b
The data hold time lasts only until the interrupt acknowledge signal deasserts, even if the interrupt acknowledge  
transition occurs prior to tCLDX (min).  
c
This parameter applies for an interrupt acknowledge cycle that follows a write cycle.  
If followed by a write cycle, this change occurs in the state preceding that write cycle.  
d
76  
Am186ED/EDLV Microcontrollers  
 复制成功!