Revision 1.02 – June 27, 2006
S5935 – PCI Product
Data Book
BADR5 register is not implemented and will return all
0’s.
BASE ADDRESS REGISTERS (BADR)
Base Address
Determining Base Address Size
Register Name
The address space defined by a given base address
register is determined by writing all 1s to a given base
address register from the PCI bus and then reading
that register back. The number of 0s returned starting
from D4 for memory space and D2 for I/O space
toward the high-order bits reveals the amount of
address space desired. Tables 23 and 24 list the pos-
sible returned values and their corresponding size for
both memory and I/O, respectively. Included in the
table are the nvRAM/EPROM boot values which corre-
spond to a given assigned size. A register returning all
zeros is disabled.
10h, 14h, 18h, 1Ch, 20h, 24h
Address Offset
Power-up value
FFFFFFC1h for offset 10h;
00000000h for all others
External nvRAM offset 050h, 54h,
58h, 5Ch, 60h (BADR0-4)
Boot-load
high bits Read/Write; low bits Read
Only
Attribute
Size
32 bits
Assigning the Base Address
The base address registers provide a mechanism for
assigning memory or I/O space for the Add-On func-
tion. The actual location(s) the Add-On function is to
respond to is determined by first interrogating these
registers to ascertain the size or space desired, and
then writing the high-order field of each register to
place it physically in the system’s address space. Bit
zero of each field is used to select whether the space
required is to be decoded as memory (bit 0 = 0) or I/O
(bit 0 = 1). Since this PCI controller has 16 DWORDs
of internal operating registers, the Base Address Reg-
ister at offset 10h is assigned to them. The remaining
five base address registers can only be used by boot-
loading them from the external nvRAM interface.
After a base address has been sized as described in
the preceding paragraph, the region associated with
that base address register (the high order one bits)
can physically locate it in memory (or I/O) space. For
example, the first base address register returns
FFFFFFC1h indicating an I/O space (D0=1) and is
then written with the value 00000300h. This means
that the controller’s internal registers can be selected
for I/O addresses between 00000300h through
0000033Fh, in this example. The base address value
must be on a natural binary boundary for the required
size (example 300h, 340h, 380h etc.; 338h would not
be allowable).
Figure 18. Base Address Register — Memory
31 30 29
4
3
2
1
0
Bit
X
X
X
X
Value
Memory Space0 = Memory
Indicator (RO) 1 = I/O
See page 3-157
Type (RO)
00-locate anywhere (32)
01-below 1 MB
10-locate anywhere (64)
11-reserved
Prefetchable (RO)
Programmable (R/W)
Base Address Register — I/O
31
2
1
0
0
Bit
X
Value
I/O Space
Indicator (RO)
Reserved (RO)
Programmable (R/W)
AMCC Confidential and Proprietary
DS1527
49
AMCC [ APPLIED MICRO CIRCUITS CORPORATION ]
