Revision 1.02 – April 12, 2007
S5920 – PCI Product: PCI Configuration Registers
Data Book
The latency timer defines the minimum amount of time
that a bus master can retain ownership of the PCI bus.
The S5920 is a target device requiring zero bus own-
ership time. The register is hardwired to zero.
LATENCY TIMER REGISTER (LAT)
Latency Timer
Register Name:
0Dh
Address Offset:
Power-up value:
Boot-load:
Attribute:
00h
not used
Read Only
8 bits
Size:
Figure 14. Latency Timer Register
7
0
00h
AMCC Confidential and Proprietary
DS1596
55