欢迎访问ic37.com |
会员登录 免费注册
发布采购

S5920QRC 参数 Datasheet PDF下载

S5920QRC图片预览
型号: S5920QRC
PDF下载: 下载PDF文件 查看货源
内容描述: [PCI Bus Controller, CMOS, PQFP160, 28 X 28 MM, 3.37 MM HEIGHT, GREEN, PLASTIC, QFP-160]
分类和应用: 时钟数据传输PC外围集成电路
文件页数/大小: 165 页 / 2405 K
品牌: AMCC [ APPLIED MICRO CIRCUITS CORPORATION ]
 浏览型号S5920QRC的Datasheet PDF文件第50页浏览型号S5920QRC的Datasheet PDF文件第51页浏览型号S5920QRC的Datasheet PDF文件第52页浏览型号S5920QRC的Datasheet PDF文件第53页浏览型号S5920QRC的Datasheet PDF文件第55页浏览型号S5920QRC的Datasheet PDF文件第56页浏览型号S5920QRC的Datasheet PDF文件第57页浏览型号S5920QRC的Datasheet PDF文件第58页  
Revision 1.02 – April 12, 2007  
S5920 – PCI Product: PCI Configuration Registers  
Data Book  
The cache line configuration register is used by bus  
masters implementing memory write and invalidate  
commands. The register defines the cache line size in  
double word (64-bit) increments. The S5920 is a target  
device not requiring cache. The register is hardwired  
to 0.  
CACHE LINE SIZE REGISTER (CALN)  
Cache Line Size  
Register Name:  
0Ch  
Address Offset:  
Power-up value:  
Boot-load:  
Attribute:  
00h, hardwired  
not used  
Read Only  
8 bits  
Size:  
Figure 13. Cache Line Size Register  
7
0
00h  
Cache Line Size (RO)  
AMCC Confidential and Proprietary  
DS1596  
54  
 复制成功!