欢迎访问ic37.com |
会员登录 免费注册
发布采购

S5335QFAAB 参数 Datasheet PDF下载

S5335QFAAB图片预览
型号: S5335QFAAB
PDF下载: 下载PDF文件 查看货源
内容描述: PCI总线控制器, 3.3V [PCI Bus Controller, 3.3V]
分类和应用: 总线控制器PC
文件页数/大小: 189 页 / 2175 K
品牌: AMCC [ APPLIED MICRO CIRCUITS CORPORATION ]
 浏览型号S5335QFAAB的Datasheet PDF文件第158页浏览型号S5335QFAAB的Datasheet PDF文件第159页浏览型号S5335QFAAB的Datasheet PDF文件第160页浏览型号S5335QFAAB的Datasheet PDF文件第161页浏览型号S5335QFAAB的Datasheet PDF文件第163页浏览型号S5335QFAAB的Datasheet PDF文件第164页浏览型号S5335QFAAB的Datasheet PDF文件第165页浏览型号S5335QFAAB的Datasheet PDF文件第166页  
Revision 5.01 – November 30, 2005  
S5335 – PCI Bus Controller, 3.3V  
Data Sheet  
as ones. The number of zeros read back indicates the  
amount of memory or I/O space a particular S5335  
Pass-Thru region is requesting.  
particular devices on the PCI bus based on Vendor ID  
and Device ID values. This allows application software  
to access the device’s Configuration Registers.  
After the host reads all Base Address Registers in the  
system (as every PCI device implements from one to  
six), the PCI BIOS allocates memory and I/O space to  
each Base Address region. The host then writes the  
start address of each region back into the Base  
Address Registers. The start address of a region is  
always an integer multiple of the region size. For  
example, a 64 Kbyte memory region is always  
mapped to begin on a 64K boundary in memory. It is  
important to note that no PCI device can xbe abso-  
lutely located in system memory or I/O space. All  
mapping is determined by the system, not the  
application.  
The Base Address Register values in the S5335’s  
Configuration Space may then be read and stored for  
use by the program to access application hardware.  
The value in the Base Address Registers is the physi-  
cal address of the first location of that Pass-Thru  
region. Some processor architectures allow this  
address to be used directly to access the PCI device.  
For Intel Architecture systems, the physical address  
must be changed into a Segment/Offset combination.  
For Real Mode operation in an Intel Architecture sys-  
tem (device mapped below 1 Mbyte in memory),  
creating a Segment/Offset pair is relatively simple. To  
calculate a physical address, the CPU shifts the seg-  
ment register 4 bits to the left and adds the offset  
(resulting in a 20 bit physical address). The value in  
the Base Address Register must be read and shifted 4  
bits to the right. This is the segment value and should  
be stored in one of the Segment registers. An offset of  
zero (stored in SI, DI or another offset register)  
accesses the first location in the Pass-Thru region.  
Accessing a Pass-Thru Region  
After the system is finished defining all Base Address  
Regions within a system, each Base Address Register  
contains a physical address. The application software  
must now find the location in memory or I/O space of  
its hardware. PCI systems provide BIOS or operating  
system function calls for application software to find  
AMCC Confidential and Proprietary  
DS1657 162