Revision 5.01 – November 30, 2005
S5335 – PCI Bus Controller, 3.3V
Data Sheet
Figure 110. nv Memory Read Timing
t
35
ERD#
t
37
(OUTPUT)
t
t
t
39
36
38
EA[15:0]
Address Valid
(OUTPUT)
t
t
41
40
EQ[7:0]
Data Valid
(INPUT)
Figure 111. nv Memory Write Timing
t
42
t
43
EWR#
t
44
(OUTPUT)
t
39
t
38
EA[15:0]
Address Valid
Data Valid
(OUTPUT)
t
t
46
45
EQ[7:0]
(OUTPUT)
AMCC Confidential and Proprietary
DS1657 180