欢迎访问ic37.com |
会员登录 免费注册
发布采购

S5335DK 参数 Datasheet PDF下载

S5335DK图片预览
型号: S5335DK
PDF下载: 下载PDF文件 查看货源
内容描述: PCI总线控制器, 3.3V [PCI Bus Controller, 3.3V]
分类和应用: 总线控制器PC
文件页数/大小: 189 页 / 2175 K
品牌: AMCC [ APPLIED MICRO CIRCUITS CORPORATION ]
 浏览型号S5335DK的Datasheet PDF文件第39页浏览型号S5335DK的Datasheet PDF文件第40页浏览型号S5335DK的Datasheet PDF文件第41页浏览型号S5335DK的Datasheet PDF文件第42页浏览型号S5335DK的Datasheet PDF文件第44页浏览型号S5335DK的Datasheet PDF文件第45页浏览型号S5335DK的Datasheet PDF文件第46页浏览型号S5335DK的Datasheet PDF文件第47页  
Revision 5.01 – November 30, 2005  
S5335 – PCI Bus Controller, 3.3V  
Data Sheet  
Built-In Self-test Register (BIST)  
The Built-In Self-Test (BIST) register permits the  
implementation of custom, user-specific diagnostics.  
This register has four fields as depicted in Figure 16.  
Bit 7, when set signifies that this device supports a  
built-in self test. When bit 7 is set, writing a 1 to bit 6  
will commence the self test. In actuality, writing a 1 to  
bit 6 produces an interrupt to the Add-On interface. Bit  
6 will remain set until cleared by a write operation to  
this register from the Add-On bus interface. When bit 6  
is reset it is interpreted as completion of the self-test  
and an error is indicated by a non-zero value for the  
completion code (bits 3:0).  
Built-in Self-Test  
Register Name:  
Address Offset:  
Power-up value:  
Boot-load:  
0Fh  
00h  
External nvRAM/EPROM offset 04Fh  
D7, D5-0 Read Only, D6 as PCI bus  
write only  
Attribute:  
8 bits  
Size:  
Figure 16. Built-In Self Test Register  
7
6
5
4
0
3
2
1
0
Bit  
X
0
0
X
X
X
X
Value  
User defined  
Completion Code (RO)  
Reserved (RO)  
Start BIST (WO)  
BIST Capable (RO)  
Table 36. Built-In Self-Test Register  
Bit  
Description  
7
BIST Capable. This bit indicates that the Add-On device supports a built-in self-test when a one is returned. A zero  
should be returned if this self test feature is not desired. This field is read only from the PCI interface.  
6
Start BIST. Writing a 1 to this bit indicates that the self-test should commence. This bit can only be written when bit 7 is  
a 1. When bit 6 becomes set, an interrupt is issued to the Add-On interface. Other than through the reset pin, Bit 6 can  
only be cleared by a write to this element from the Add-On bus interface as outlined in Section 6.5. The PCI bus spec-  
ification requires that this bit be cleared within 2 seconds after being set, or the device will be failed.  
5:4 Reserved. These bits are reserved. This field will always return zeros.  
3:0 Completion Code. This field provides a method for detailing a device-specific error. It is considered valid when the Start  
BIST field (bit 6) changes from 1 to 0. An all-zero value for the completion code indicates successful completion.  
AMCC Confidential and Proprietary  
DS1657 43  
 复制成功!