欢迎访问ic37.com |
会员登录 免费注册
发布采购

QT2032 参数 Datasheet PDF下载

QT2032图片预览
型号: QT2032
PDF下载: 下载PDF文件 查看货源
内容描述: [10 Gb/s Serial-to-XAUI PHY ICs for Ethernet and Fibre Channel LAN/ SAN/WAN Applications (CDR)]
分类和应用: 局域网
文件页数/大小: 220 页 / 2383 K
品牌: AMCC [ APPLIED MICRO CIRCUITS CORPORATION ]
 浏览型号QT2032的Datasheet PDF文件第139页浏览型号QT2032的Datasheet PDF文件第140页浏览型号QT2032的Datasheet PDF文件第141页浏览型号QT2032的Datasheet PDF文件第142页浏览型号QT2032的Datasheet PDF文件第144页浏览型号QT2032的Datasheet PDF文件第145页浏览型号QT2032的Datasheet PDF文件第146页浏览型号QT2032的Datasheet PDF文件第147页  
QT2022/32 - Data Sheet: DS3051  
Bit  
WIS Control 2 Register 2.7  
0
Port type selection1 (RW)  
1 = Select 10GBASE-W PCS type, default  
0 = Select 10GBASE-R PCS type  
1
2
3
Transmit test pattern enable (RW)  
Receive test pattern enable (RW)  
Test pattern select (RW)  
1=Square wave test pattern  
0=Mixed frequency test pattern  
4
Transmit PRBS31 generator enable (RW)  
0 = not enabled, default  
1 = enable Tx PRBS31  
5
Receive PRBS31 checker enable (RW)  
0 = not enabled, default  
1 = enable Rx PRBS31 checker  
15:6  
Reserved (RO)  
1. This register bit can be used to enable/disable the WIS in the QT2032. Refer to Section 7, “WAN Interface Sublayer (WIS) Descrip-  
tion (QT2032 Only),” on page 36 for details. This bit is “sticky”; it maintains its value after a soft reset (a reset from an MDIO com-  
mand). The default value is restored after a hard reset (applied to RESETN input pin).  
Bit  
WIS Status 2 Register 2.8  
0
1
10GBASE-R ability (RO)  
always 1  
PRBS31 ability (RO)  
always 1  
13:2  
14  
Reserved (RO)  
Device present (RO):  
always 0  
15  
Device present (RO):  
always 1  
Bit  
WIS Test Pattern Error Counter Register 2.9  
15:0  
Test pattern error count (RO,NR) count reset on read  
LSB is bit 0  
MSB is bit 15  
Revision 5.11  
AppliedMicro - Confidential & Proprietary  
143  
 复制成功!