QT2022/32 - Data Sheet: DS3051
RX_ALARM Status reg 1.36867
reg 1.9003h
TX_ALARM Status reg 1.36868
reg 1.9004h
Bit
LEGACY=1
LEGACY=0
LEGACY=1
LEGACY=0
PHY_XS receive local fault (RO, LH)1
linked to 4.8.10
0
PHY_XS transmit local fault (RO, LH)1
linked to 4.8.11
1
2
rx_flag (RO, LH)
tx_flag (RO, LH)
PCS buffer over/underflow error (RO, LH)1
linked to 4.C002h.9:8
PCS receive code violation (RO, LH)
PCS receive local fault (RO, LH)1
linked to 3.8.10
PCS transmit local fault (RO, LH)1
linked to 3.8.11
3
4
5
PMA/PMD receive local fault (RO, LH)1
linked to 1.8.10
PMA/PMD transmit local fault (RO, LH)1
linked to 1.8.11
Transmitter loss of lock (RO, LH)1
Reserved, RO
Receive Optical Power Fault
(RO, LH)
linked to 1.A071h.7:6
PHY_XS receive buffer over/underflow value error (RO, LH) 1
linked to 4.C002h.7:6
Transmit Fault (RO, LH)1
TXFAULT state
6
7
WIS Alarm Interrupt Flag (RO) 2 3
Reserved, RO
Reserved, RO
Reserved, RO
Laser Output Power Fault
(RO)
linked to 1.A070h.<1:0>
WIS Extended Alarm Interrupt Flag (RO) 3 4
8
9
Laser Temperature Fault
(RO)
linked to 1.A070h.7:6
WIS Local fault (RO,LH) 1 3
linked to 2.1.7
Laser Bias Current Fault (RO)
linked to 1.A070h.3:2
10
Reserved, RO
Reserved, RO
Reserved, RO
Reserved, RO
PHY_XS code violation error (RO, LH)
Reserved, RO Reserved, RO
15:11
1. Register is linked to the MDIO latched high register noted. A read of either register will cause both bits to clear.
2. WIS Alarm Interrupt Flag is high if any bit of MDIO Register 2.33 (2.21h) is set and its associated enable bit in MDIO Register
2.C500h is set as well.
3. Register bit type is Reserved, RO for the QT2022 and the QT2032 when LANMODE = 1.
4. WIS Extended Alarm Interrupt Flag is high if any bit of MDIO Register 2.C502h is set and its associated enable bit in MDIO Register
2.C501h is set as well.
126
AppliedMicro - Confidential & Proprietary
Revision 5.11
AMCC [ APPLIED MICRO CIRCUITS CORPORATION ]
