欢迎访问ic37.com |
会员登录 免费注册
发布采购

IBM25403GCX-3JC76C2 参数 Datasheet PDF下载

IBM25403GCX-3JC76C2图片预览
型号: IBM25403GCX-3JC76C2
PDF下载: 下载PDF文件 查看货源
内容描述: [RISC Microprocessor, 32-Bit, 76MHz, CMOS, PQFP160, QFP-160]
分类和应用: 外围集成电路
文件页数/大小: 54 页 / 541 K
品牌: AMCC [ APPLIED MICRO CIRCUITS CORPORATION ]
 浏览型号IBM25403GCX-3JC76C2的Datasheet PDF文件第8页浏览型号IBM25403GCX-3JC76C2的Datasheet PDF文件第9页浏览型号IBM25403GCX-3JC76C2的Datasheet PDF文件第10页浏览型号IBM25403GCX-3JC76C2的Datasheet PDF文件第11页浏览型号IBM25403GCX-3JC76C2的Datasheet PDF文件第13页浏览型号IBM25403GCX-3JC76C2的Datasheet PDF文件第14页浏览型号IBM25403GCX-3JC76C2的Datasheet PDF文件第15页浏览型号IBM25403GCX-3JC76C2的Datasheet PDF文件第16页  
IBM PowerPC 403GCX  
Table 4. 403GCX Signal Descriptions  
Signal  
I/O  
Type  
Pin Ball  
Name  
Function  
DSR/CTS  
DTR/RTS  
EOT0/TC0  
28  
J2  
I
Data Set Ready / Clear to Send. The function of this pin as either  
DSR or CTS is selectable via the Serial Port Configuration bit in the  
IOCR.  
88  
L14  
O
Data Terminal Ready / Request to Send. The function of this pin as  
either DTR or RTS is selectable via the Serial Port Configuration bit  
in the IOCR.  
128 A11 I/O  
End of Transfer 0 / Terminal Count 0. The function of the EOT0/TC0  
is controlled via the EOT/TC bit in the DMA Channel 0 Control Reg-  
ister. When EOT0/TC0 is configured as an End of Transfer pin,  
external users may stop a DMA transfer by placing a logic 0 on this  
input pin. When configured as a Terminal Count pin, the 403GCX  
signals the completion of a DMA transfer by placing a logic 0 on this  
pin.  
EOT1/TC1  
EOT2/TC2  
131 A10 I/O  
132 C10 I/O  
End of Transfer 1 / Terminal Count 1. See description of EOT0/TC0.  
End of Transfer 2 / Terminal Count 2. See description of EOT0/TC0.  
EOT3/TC3/ 133 D10 I/O  
XSize0  
End of Transfer 3 / Terminal Count 3 / External Master Transfer Size  
0. When the 403GCX is bus master, this pin has the same function  
as EOT0/TC0.  
When the 403GCX is not bus master, EOT3/TC3/XSize0 is used as  
one of two external transfer size input bits, XSize0:1.  
Error  
136 C9  
O
System Error. Error goes to a logic 1 whenever a machine check  
error is detected in the 403GCX. The Error pin then remains a logic  
1 until the machine check error is cleared in the Exception Syn-  
drome Register and/or Bus Error Syndrome Register.  
1
G7  
E2  
F1  
J4  
Ground. All ground pins must be used.  
Ground. All ground pins must be used.  
Ground. All ground pins must be used.  
Ground. All ground pins must be used.  
Ground. All ground pins must be used.  
Ground. All ground pins must be used.  
Ground. All ground pins must be used.  
Ground. All ground pins must be used.  
Ground. All ground pins must be used.  
Ground. All ground pins must be used.  
Ground. All ground pins must be used.  
10  
15  
29  
30  
41  
50  
59  
60  
70  
81  
K1  
H7  
N5  
P7  
L7  
GND  
P10  
H8  
12