MAX 7000 Programmable Logic Device Family Data Sheet
Figure 2 shows the architecture of MAX 7000E and MAX 7000S devices.
Figure 2. MAX 7000E & MAX 7000S Device Block Diagram
INPUT/GCLK1
INPUT/OE2/GCLK2
INPUT/OE1
INPUT/GCLRn
6 Output Enables
6 Output Enables
LAB B
LAB A
6 to16
6 to16
6 to16
6 to16
36
36
Macrocells
17 to 32
Macrocells
1 to 16
I/O
Control
Block
I/O
Control
Block
6 to 16 I/O Pins
6 to 16 I/O Pins
16
16
6
6 to16
6 to16
6
PIA
LAB D
LAB C
6 to16
6 to16
6 to16
6 to16
36
36
Macrocells
33 to 48
Macrocells
49 to 64
I/O
Control
Block
I/O
Control
Block
6 to 16 I/O Pins
6 to 16 I/O Pins
16
16
6
6
6 to16
6 to16
Logic Array Blocks
The MAX 7000 device architecture is based on the linking of high-
performance, flexible, logic array modules called logic array blocks
(LABs). LABs consist of 16-macrocell arrays, as shown in Figures 1 and 2.
Multiple LABs are linked together via the programmable interconnect
array (PIA), a global bus that is fed by all dedicated inputs, I/ O pins, and
macrocells.
8
Altera Corporation
ALTERA [ ALTERA CORPORATION ]
