欢迎访问ic37.com |
会员登录 免费注册
发布采购

EPM3064ATC44-4N 参数 Datasheet PDF下载

EPM3064ATC44-4N图片预览
型号: EPM3064ATC44-4N
PDF下载: 下载PDF文件 查看货源
内容描述: 可编程逻辑器件系列 [Programmable Logic Device Family]
分类和应用: 可编程逻辑器件输入元件LTE时钟
文件页数/大小: 46 页 / 715 K
品牌: ALTERA [ ALTERA CORPORATION ]
 浏览型号EPM3064ATC44-4N的Datasheet PDF文件第8页浏览型号EPM3064ATC44-4N的Datasheet PDF文件第9页浏览型号EPM3064ATC44-4N的Datasheet PDF文件第10页浏览型号EPM3064ATC44-4N的Datasheet PDF文件第11页浏览型号EPM3064ATC44-4N的Datasheet PDF文件第13页浏览型号EPM3064ATC44-4N的Datasheet PDF文件第14页浏览型号EPM3064ATC44-4N的Datasheet PDF文件第15页浏览型号EPM3064ATC44-4N的Datasheet PDF文件第16页  
MAX 3000A Programmable Logic Device Family Data Sheet
Figure 6. I/O Control Block of MAX 3000A Devices
6 or 10 Global
Output Enable Signals (1)
PIA
OE Select Multiplexer
VCC
to Other I/O Pins
from
Macrocell
GND
Open-Drain Output
Slew-Rate Control
to PIA
Note:
(1)
EPM3032A, EPM3064A, EPM3128A, and EPM3256A devices have six output enables. EPM3512A devices have
10 output enables.
When the tri–state buffer control is connected to ground, the output is
tri-stated (high impedance), and the I/O pin can be used as a dedicated
input. When the tri–state buffer control is connected to V
CC
, the output is
enabled.
The MAX 3000A architecture provides dual I/O feedback, in which
macrocell and pin feedbacks are independent. When an I/O pin is
configured as an input, the associated macrocell can be used for buried
logic.
12
Altera Corporation