欢迎访问ic37.com |
会员登录 免费注册
发布采购

EPM240T100C5 参数 Datasheet PDF下载

EPM240T100C5图片预览
型号: EPM240T100C5
PDF下载: 下载PDF文件 查看货源
内容描述: [最大II器件]
分类和应用: 可编程逻辑器件输入元件PC
文件页数/大小: 295 页 / 3815 K
品牌: ALTERA [ ALTERA CORPORATION ]
 浏览型号EPM240T100C5的Datasheet PDF文件第174页浏览型号EPM240T100C5的Datasheet PDF文件第175页浏览型号EPM240T100C5的Datasheet PDF文件第176页浏览型号EPM240T100C5的Datasheet PDF文件第177页浏览型号EPM240T100C5的Datasheet PDF文件第179页浏览型号EPM240T100C5的Datasheet PDF文件第180页浏览型号EPM240T100C5的Datasheet PDF文件第181页浏览型号EPM240T100C5的Datasheet PDF文件第182页  
9–46  
Chapter 9: Using User Flash Memory in MAX II Devices  
Simulation Parameters  
Figure 9–52. Memory Map for 8-Kbit Memory Initialization  
MIF or HEX File Contents - to represent the  
actual data and address size for the UFM Block  
1FFh  
The upper quarter of  
The mid-upper quarter of  
logical memory maps  
to the lower byte of  
sector 1. Address 200h  
in logical memory  
maps to address 100h  
in physical memory  
and all addresses  
8-Kbit altufm_i2c Megafunction  
Logical Memory Contents  
logical memory maps  
to the upper byte of  
sector 1. Address 300h  
in logical memory  
maps to address 100h  
in physical memory  
and all addresses  
follow the order in  
logical memory.  
3FFh  
Upper Quarter Addresses  
300h to 3FFh  
300h  
2FFh  
follow the order in  
logical memory.  
Mid-Upper Quarter Addresses  
200h to 2FFh  
100h  
200h  
1FFh  
0FFh  
The mid-lower quarter of  
logical memory maps  
to the lower byte of  
sector 0. Address 100h  
in logical memory  
The lower quarter of  
logical memory maps  
to the lower byte of  
sector 0. Address 000h  
in logical memory  
Mid-Lower Quarter Addresses  
100h to 1FFh  
100h  
0FFh  
maps to address 000h  
in physical memory  
and all addresses  
follow the order in  
logical memory.  
maps to address 000h  
in physical memory  
and all addresses  
follow the order in  
logical memory.  
Lower Quarter Addresses  
100h to 1FFh  
000h  
000h  
Upper 8-bit (byte)  
Lower 8-bit (byte)  
16-bit data in UFM  
Padding Data into Memory Map  
The altufm_i2c megafunction uses the upper 8 bits of the UFM 16-bit word; therefore,  
the 8 least significant bit (LSB) should be padded with 1, as shown in Figure 9–53.  
Figure 9–53. Padding Data into Memory Map  
1
0
1
0
1
0
1
0
1
1
1
1
1
1
1
1
8-bit valid data to be placed  
Pad the lower byte with eight '1's  
in the upper byte  
Simulation Parameters  
Figure 9–48 on page 9–43 shows page 4 of the altufm megafunction where you can  
have an option to choose to simulate the OSC output port at the maximum or the  
minimum frequency during the design simulation. The frequency chosen is only used  
as the timing parameter for the Quartus II simulator and does not affect the real MAX  
II device OSC output frequency.  
Conclusion  
The MAX II UFM block is a user-accessible, programmable non-volatile flash memory  
block that provides significant flexibility in its interfacing. MAX II devices fill the  
need for on-board non-volatile storage in any application, minimizing board space  
and reducing total system cost.  
MAX II Device Handbook  
© October 2008 Altera Corporation  
 复制成功!