欢迎访问ic37.com |
会员登录 免费注册
发布采购

EPM240T100C5N 参数 Datasheet PDF下载

EPM240T100C5N图片预览
型号: EPM240T100C5N
PDF下载: 下载PDF文件 查看货源
内容描述: [暂无描述]
分类和应用: 可编程逻辑器件输入元件PC
文件页数/大小: 295 页 / 3815 K
品牌: ALTERA [ ALTERA CORPORATION ]
 浏览型号EPM240T100C5N的Datasheet PDF文件第256页浏览型号EPM240T100C5N的Datasheet PDF文件第257页浏览型号EPM240T100C5N的Datasheet PDF文件第258页浏览型号EPM240T100C5N的Datasheet PDF文件第259页浏览型号EPM240T100C5N的Datasheet PDF文件第261页浏览型号EPM240T100C5N的Datasheet PDF文件第262页浏览型号EPM240T100C5N的Datasheet PDF文件第263页浏览型号EPM240T100C5N的Datasheet PDF文件第264页  
15–4
Chapter 15: Using the Agilent 3070 Tester for In-System Programming
Agilent 3070 Development Flow without the PLD ISP Software
Step 2: Create a Serial Vector Format File
The Quartus II software generates SVF Files for programming one or more devices.
When targeting multiple devices in the same MAX II CPLD family, the Quartus II
software automatically generates one SVF File to program the devices concurrently.
Therefore, the programming time for all of the devices approaches the programming
time for the largest CPLD device in the IEEE Std. 1149.1 JTAG chain.
shows the
Create JAM, SVF, or ISC File
dialog box (File menu), which is used to
generate the SVF File.
Figure 15–2.
Create JAM, SVF, or ISC File Dialog Box
Before creating the SVF File, you must open the Programmer in the Quartus II and
add the Programmer Object File (.pof) for all the devices in the chain into the
programmer. Each POF corresponds to a targeted device, respectively.
In the
Create JAM, SVF, or ISC File
dialog box, the value in the
TCK
frequency box
should match the frequency that
TCK
runs at during the test. If you enter a different
frequency from the one used in actual testing, programming may fail or you may
experience an excessively long programming time.
You can also select whether to perform a program or verify operation and optionally
verify or blank-check the device by turning on programming options. Altera
recommends generating SVF Files that include verify vectors, which ensure that
programming failures are identified and a limited amount of additional programming
time is used. You can generate the necessary SVF File based on the scan-chain
topology of the board and the Altera devices to be programmed. Once the SVF File is
generated, it can be given to test engineers for development.
If a device must be programmed independently, you can generate individual SVF
Files for each Altera device in the chain. When creating the SVF File for a single device
in the chain, specify the POF for the device and leave the rest of the devices set to
<none>. This can be done by selecting
Add Device
in the Programmer. These devices
are bypassed during programming. Repeat this process until all targeted devices have
an SVF File.