欢迎访问ic37.com |
会员登录 免费注册
发布采购

EPM1270M100A 参数 Datasheet PDF下载

EPM1270M100A图片预览
型号: EPM1270M100A
PDF下载: 下载PDF文件 查看货源
内容描述: MAX II器件系列 [MAX II Device Family]
分类和应用:
文件页数/大小: 86 页 / 1216 K
品牌: ALTERA [ ALTERA CORPORATION ]
 浏览型号EPM1270M100A的Datasheet PDF文件第74页浏览型号EPM1270M100A的Datasheet PDF文件第75页浏览型号EPM1270M100A的Datasheet PDF文件第76页浏览型号EPM1270M100A的Datasheet PDF文件第77页浏览型号EPM1270M100A的Datasheet PDF文件第79页浏览型号EPM1270M100A的Datasheet PDF文件第80页浏览型号EPM1270M100A的Datasheet PDF文件第81页浏览型号EPM1270M100A的Datasheet PDF文件第82页  
5–20  
Chapter 5: DC and Switching Characteristics  
Timing Model and Specifications  
Table 5–25. EPM1270 Global Clock External I/O Timing Parameters (Part 2 of 2)  
–3 Speed Grade  
–4 Speed Grade –5 Speed Grade  
Symbol  
tCNT  
Parameter  
Condition  
Min  
Max  
Min  
Max  
Min  
Max  
Unit  
Minimum global clock  
period for  
3.3  
4.0  
5.0  
ns  
16-bit counter  
fCNT  
Maximum global clock  
frequency for 16-bit  
counter  
304.0 (1)  
247.5  
201.1  
MHz  
Note to Table 5–25:  
(1) The maximum frequency is limited by the I/O standard on the clock input pin. The 16-bit counter critical delay performs faster than this global  
clock input pin maximum frequency.  
Table 5–26 shows the external I/O timing parameters for EPM2210 devices.  
Table 5–26. EPM2210 Global Clock External I/O Timing Parameters  
–3 Speed Grade –4 Speed Grade –5 Speed Grade  
Symbol  
tPD1  
Parameter  
Condition  
Min  
Max  
Min  
Max  
Min  
Max  
Unit  
Worst case pin-to-pin delay  
through 1 look-up table  
(LUT)  
10 pF  
7.0  
9.1  
11.2  
ns  
tPD2  
Best case pin-to-pin delay  
through 1 LUT  
10 pF  
3.7  
4.8  
5.9  
ns  
tSU  
tH  
Global clock setup time  
Global clock hold time  
Global clock to output delay  
Global clock high time  
Global clock low time  
1.2  
0.0  
2.0  
166  
166  
3.3  
4.6  
1.5  
0.0  
2.0  
216  
216  
4.0  
6.0  
1.9  
0.0  
2.0  
266  
266  
5.0  
7.4  
ns  
ns  
ns  
ps  
ps  
ns  
tCO  
tCH  
tCL  
tCNT  
10 pF  
Minimum global clock  
period for  
16-bit counter  
fCNT  
Maximum global clock  
frequency for 16-bit counter  
304.0  
(1)  
247.5  
201.1  
MHz  
Note to Table 5–26:  
(1) The maximum frequency is limited by the I/O standard on the clock input pin. The 16-bit counter critical delay performs faster than this global  
clock input pin maximum frequency.  
MAX II Device Handbook  
© Novermber 2008 Altera Corporation