欢迎访问ic37.com |
会员登录 免费注册
发布采购

EPM1270GM100A 参数 Datasheet PDF下载

EPM1270GM100A图片预览
型号: EPM1270GM100A
PDF下载: 下载PDF文件 查看货源
内容描述: MAX II器件系列 [MAX II Device Family]
分类和应用:
文件页数/大小: 86 页 / 1216 K
品牌: ALTERA [ ALTERA CORPORATION ]
 浏览型号EPM1270GM100A的Datasheet PDF文件第30页浏览型号EPM1270GM100A的Datasheet PDF文件第31页浏览型号EPM1270GM100A的Datasheet PDF文件第32页浏览型号EPM1270GM100A的Datasheet PDF文件第33页浏览型号EPM1270GM100A的Datasheet PDF文件第35页浏览型号EPM1270GM100A的Datasheet PDF文件第36页浏览型号EPM1270GM100A的Datasheet PDF文件第37页浏览型号EPM1270GM100A的Datasheet PDF文件第38页  
2–26  
Chapter 2: MAX II Architecture  
I/O Structure  
Figure 2–21 shows how a column I/O block connects to the logic array.  
Figure 2–21. Column I/O Block Connection to the Interconnect (Note 1)  
Column I/O  
Block Contains  
Up To 4 IOEs  
Column I/O Block  
data_in  
[3..0]  
data_out  
[3..0]  
OE  
[3..0]  
fast_out  
[3..0]  
4
4
4
4
I/O Block  
Local Interconnect  
Fast I/O  
Interconnect  
Path  
LAB Column  
Clock [3..0]  
R4 Interconnects  
LAB  
LAB  
LAB  
LAB Local  
Interconnect  
LAB Local  
Interconnect  
LAB Local  
Interconnect  
C4 Interconnects  
C4 Interconnects  
Note to Figure 2–21:  
(1) Each of the four IOEs in the column I/O block can have one data_outor fast_outoutput, one OEoutput, and one data_ininput.  
I/O Standards and Banks  
MAX II device IOEs support the following I/O standards:  
3.3-V LVTTL/LVCMOS  
2.5-V LVTTL/LVCMOS  
1.8-V LVTTL/LVCMOS  
1.5-V LVCMOS  
3.3-V PCI  
MAX II Device Handbook  
© October 2008 Altera Corporation