欢迎访问ic37.com |
会员登录 免费注册
发布采购

EPM1270GF100A 参数 Datasheet PDF下载

EPM1270GF100A图片预览
型号: EPM1270GF100A
PDF下载: 下载PDF文件 查看货源
内容描述: MAX II器件系列 [MAX II Device Family]
分类和应用:
文件页数/大小: 86 页 / 1216 K
品牌: ALTERA [ ALTERA CORPORATION ]
 浏览型号EPM1270GF100A的Datasheet PDF文件第41页浏览型号EPM1270GF100A的Datasheet PDF文件第42页浏览型号EPM1270GF100A的Datasheet PDF文件第43页浏览型号EPM1270GF100A的Datasheet PDF文件第44页浏览型号EPM1270GF100A的Datasheet PDF文件第46页浏览型号EPM1270GF100A的Datasheet PDF文件第47页浏览型号EPM1270GF100A的Datasheet PDF文件第48页浏览型号EPM1270GF100A的Datasheet PDF文件第49页  
Chapter 3: JTAG and In-System Programmability
IEEE Std. 1149.1 (JTAG) Boundary-Scan Support
3–3
Table 3–3.
32-Bit MAX II Device IDCODE (Part 2 of 2)
Binary IDCODE (32 Bits)
(1)
Device
EPM240Z
EPM570Z
Notes to
(1) The most significant bit (MSB) is on the left.
(2) The
IDCODE’s
least significant bit (LSB) is always 1.
Version
(4 Bits)
0000
0000
Part Number
0010 0000 1010 0101
0010 0000 1010 0110
Manufacturer
Identity (11 Bits)
000 0110 1110
000 0110 1110
LSB
(1 Bit)
(2)
1
1
HEX IDCODE
0x020A50DD
0x020A60DD
f
For JTAG AC characteristics, refer to the
chapter in
the
MAX II Device Handbook.
For more information about JTAG BST, refer to the
chapter in the
MAX II Device Handbook.
f
JTAG Block
The MAX II JTAG block feature allows you to access the JTAG TAP and state signals
when either the
USER0
or
USER1
instruction is issued to the JTAG TAP. The
USER0
and
USER1
instructions bring the JTAG boundary-scan chain (TDI) through the user
logic instead of the MAX II device’s boundary-scan cells. Each
USER
instruction
allows for one unique user-defined JTAG chain into the logic array.
Parallel Flash Loader
The JTAG block ability to interface JTAG to non-JTAG devices is ideal for general-
purpose flash memory devices (such as Intel- or Fujitsu-based devices) that require
programming during in-circuit test. The flash memory devices can be used for FPGA
configuration or be part of system memory. In many cases, the MAX II device is
already connected to these devices as the configuration control logic between the
FPGA and the flash device. Unlike ISP-capable CPLD devices, bulk flash devices do
not have JTAG TAP pins or connections. For small flash devices, it is common to use
the serial JTAG scan chain of a connected device to program the non-JTAG flash
device. This is slow and inefficient in most cases and impractical for large parallel
flash devices. Using the MAX II device’s JTAG block as a parallel flash loader, with
the Quartus II software, to program and verify flash contents provides a fast and cost-
effective means of in-circuit programming during test.
shows MAX II
being used as a parallel flash loader.