欢迎访问ic37.com |
会员登录 免费注册
发布采购

EPM1270GT144I4N 参数 Datasheet PDF下载

EPM1270GT144I4N图片预览
型号: EPM1270GT144I4N
PDF下载: 下载PDF文件 查看货源
内容描述: [Flash PLD, 8.1ns, 980-Cell, CMOS, PQFP144, 22 X 22 MM, 0.50 MM PITCH, LEAD FREE, TQFP-144]
分类和应用: LTE输入元件可编程逻辑
文件页数/大小: 108 页 / 1342 K
品牌: ALTERA [ ALTERA CORPORATION ]
 浏览型号EPM1270GT144I4N的Datasheet PDF文件第26页浏览型号EPM1270GT144I4N的Datasheet PDF文件第27页浏览型号EPM1270GT144I4N的Datasheet PDF文件第28页浏览型号EPM1270GT144I4N的Datasheet PDF文件第29页浏览型号EPM1270GT144I4N的Datasheet PDF文件第31页浏览型号EPM1270GT144I4N的Datasheet PDF文件第32页浏览型号EPM1270GT144I4N的Datasheet PDF文件第33页浏览型号EPM1270GT144I4N的Datasheet PDF文件第34页  
Global Signals  
Figure 2–14. Global Clock Network  
Note (1)  
LAB Column  
clock[3..0]  
I/O Block Region  
4
4
4
4
4
4
4
4
LAB Column  
clock[3..0]  
I/O Block Region  
I/O Block Region  
UFM Block (2)  
CFM Block  
Notes to Figure 2–14:  
(1) LAB column clocks in I/O block regions provide high fan-out output enable signals.  
(2) LAB column clocks drive to the UFM block.  
2–22Core Version a.b.c variable  
MAX II Device Handbook, Volume 1  
Altera Corporation  
March 2008  
 复制成功!