欢迎访问ic37.com |
会员登录 免费注册
发布采购

EPF10K30ATC144-3N 参数 Datasheet PDF下载

EPF10K30ATC144-3N图片预览
型号: EPF10K30ATC144-3N
PDF下载: 下载PDF文件 查看货源
内容描述: [Loadable PLD, 0.9ns, CMOS, PQFP144, TQFP-144]
分类和应用: 时钟输入元件可编程逻辑
文件页数/大小: 128 页 / 637 K
品牌: ALTERA [ ALTERA CORPORATION ]
 浏览型号EPF10K30ATC144-3N的Datasheet PDF文件第1页浏览型号EPF10K30ATC144-3N的Datasheet PDF文件第3页浏览型号EPF10K30ATC144-3N的Datasheet PDF文件第4页浏览型号EPF10K30ATC144-3N的Datasheet PDF文件第5页浏览型号EPF10K30ATC144-3N的Datasheet PDF文件第6页浏览型号EPF10K30ATC144-3N的Datasheet PDF文件第7页浏览型号EPF10K30ATC144-3N的Datasheet PDF文件第8页浏览型号EPF10K30ATC144-3N的Datasheet PDF文件第9页  
FLEX 10K Embedded Programmable Logic Device Family Data Sheet  
Table 2. FLEX 10K Device Features  
Feature  
EPF10K70  
EPF10K100  
EPF10K100A  
EPF10K130V  
EPF10K250A  
Typical gates (logic and  
70,000  
100,000  
130,000  
250,000  
RAM) (1)  
Maximum system gates  
118,000  
3,744  
468  
158,000  
4,992  
624  
211,000  
6,656  
832  
310,000  
12,160  
1,520  
20  
LEs  
LABs  
EABs  
9
12  
16  
Total RAM bits  
Maximum user I/O pins  
18,432  
358  
24,576  
406  
32,768  
470  
40,960  
470  
Note to tables:  
(1) The embedded IEEE Std. 1149.1 JTAG circuitry adds up to 31,250 gates in addition to the listed typical or maximum  
system gates.  
Devices are fabricated on advanced processes and operate with  
a 3.3-V or 5.0-V supply voltage (see Table 3  
In-circuit reconfigurability (ICR) via external configuration  
device, intelligent controller, or JTAG port  
...and More  
Features  
ClockLockTM and ClockBoostTM options for reduced clock  
delay/skew and clock multiplication  
Built-in low-skew clock distribution trees  
100% functional testing of all devices; test vectors or scan chains  
are not required  
Table 3. Supply Voltages for FLEX 10K & FLEX 10KA Devices  
5.0-V Devices  
3.3-V Devices  
EPF10K10  
EPF10K20  
EPF10K30  
EPF10K40  
EPF10K50  
EPF10K70  
EPF10K100  
EPF10K10A  
EPF10K30A  
EPF10K50V  
EPF10K100A  
EPF10K130V  
EPF10K250A  
2
Altera Corporation