欢迎访问ic37.com |
会员登录 免费注册
发布采购

EP3C16Q144C6ES 参数 Datasheet PDF下载

EP3C16Q144C6ES图片预览
型号: EP3C16Q144C6ES
PDF下载: 下载PDF文件 查看货源
内容描述: 的Cyclone III器件手册 [Cyclone III Device Handbook]
分类和应用:
文件页数/大小: 274 页 / 7308 K
品牌: ALTERA [ ALTERA CORPORATION ]
 浏览型号EP3C16Q144C6ES的Datasheet PDF文件第226页浏览型号EP3C16Q144C6ES的Datasheet PDF文件第227页浏览型号EP3C16Q144C6ES的Datasheet PDF文件第228页浏览型号EP3C16Q144C6ES的Datasheet PDF文件第229页浏览型号EP3C16Q144C6ES的Datasheet PDF文件第231页浏览型号EP3C16Q144C6ES的Datasheet PDF文件第232页浏览型号EP3C16Q144C6ES的Datasheet PDF文件第233页浏览型号EP3C16Q144C6ES的Datasheet PDF文件第234页  
9–72
Chapter 9: Configuration, Design Security, and Remote System Upgrades in the Cyclone III Device Family
Design Security
Table 9–24. Security Key Features
Volatile Key Features
(Part 2 of 2)
Description
Secure against copying, reverse engineering, and
tampering
Design protection
Note to
(1) Key programming is carried out using the JTAG interface.
AES volatile key zeroization is supported in Cyclone III LS devices. The volatile key
clear and key program JTAG instructions from the device core is supported to protect
Cyclone III LS devices against tampering. You can clear and reprogram the key from
the device core whenever tampering attempt is detected by executing the
KEY_CLR_VREG
and
KEY_PROG_VOL
JTAG instructions to clear and reprogram the
volatile key, and then reset the Cyclone III LS device by pulling the
nCONFIG
pin low
for at least 500 ns. When
nCONFIG
returns to a logic-high level and
nSTATUS
is released
by the Cyclone III LS device, reconfiguration begins to configure the Cyclone III LS
device with a benign or unencrypted configuration file. After configuration is
successfully completed, observe the
cyclecomplete
signal from error detection block
to ensure that reconfigured CRAM bits content is correct for at least one error
detection cycle. You can also observe the
cyclecomplete
and
crcerror
signals for any
unintentional CRAM bits change.
f
cyclecomplete
is a signal that is routed from the error detection block to the core for
the purpose of every complete error detection cycle. You must include the
cycloneiiils_crcblock
WYSIWYG atom in your design to use the
cyclecomplete
signal. For more information about the SEU mitigation, refer to the
chapter.
V
CCBAT
is a dedicated power supply for the volatile key storage and not shared with
other on-chip power supplies, such as V
CCIO
or V
CC
. V
CCBAT
continuously supplies
power to the volatile register regardless of the on-chip supply condition. The nominal
voltage for this supply is 3.0 V, while its valid operating range is from 1.2 to 3.3 V. If
you do not use the volatile security key, you may connect the V
CCBAT
to a 1.8-V, 2.5-V,
or 3.0-V power supply.
1
After power-up, wait for 200 ms (Standard POR) or 9 ms (Fast POR) before beginning
the key programming to ensure that V
CCBAT
is at its full rail.
As an example, BR1220 (-30°C to +80°C) and BR2477A (-40 C to +125°C) are lithium
coin-cell type batteries used for volatile key storage purposes.
1
f
For more information about the battery specifications, refer to the
chapter.
Cyclone III LS Design Security Solution
Cyclone III LS devices are SRAM-based devices. To provide design security,
Cyclone III LS devices require a 256-bit volatile key for configuration bitstream
encryption.
Cyclone III Device Handbook
Volume 1
August 2012 Altera Corporation