欢迎访问ic37.com |
会员登录 免费注册
发布采购

EP3C16Q144C6ES 参数 Datasheet PDF下载

EP3C16Q144C6ES图片预览
型号: EP3C16Q144C6ES
PDF下载: 下载PDF文件 查看货源
内容描述: 的Cyclone III器件手册 [Cyclone III Device Handbook]
分类和应用:
文件页数/大小: 274 页 / 7308 K
品牌: ALTERA [ ALTERA CORPORATION ]
 浏览型号EP3C16Q144C6ES的Datasheet PDF文件第194页浏览型号EP3C16Q144C6ES的Datasheet PDF文件第195页浏览型号EP3C16Q144C6ES的Datasheet PDF文件第196页浏览型号EP3C16Q144C6ES的Datasheet PDF文件第197页浏览型号EP3C16Q144C6ES的Datasheet PDF文件第199页浏览型号EP3C16Q144C6ES的Datasheet PDF文件第200页浏览型号EP3C16Q144C6ES的Datasheet PDF文件第201页浏览型号EP3C16Q144C6ES的Datasheet PDF文件第202页  
9–40
Chapter 9: Configuration, Design Security, and Remote System Upgrades in the Cyclone III Device Family
Configuration Features
Table 9–13. PS Configuration Timing Parameters for Cyclone III Device Family (Part 2 of 2)
Symbol
t
CD2UMC
Parameter
CONF_DONE
high to user mode with
CLKUSR
option on
Minimum
t
CD2CU
+ (initialization clock
cycles ×
CLKUSR
period)
Maximum
Unit
Notes to
(1) This value is applicable if you do not delay configuration by extending the
nCONFIG
or
nSTATUS
low pulse width.
(2) This value is applicable if you do not delay configuration by externally holding
nSTATUS
low.
(3) The minimum and maximum numbers apply only if the internal oscillator is chosen as the clock source for starting the device.
(4) Cyclone III devices can support a
DCLK
f
MAX
of 133 MHz. Cyclone III LS devices can support a
DCLK
f
MAX
of 100 MHz.
(5) For more information about the initialization clock cycles required in Cyclone III device family, refer to
PS Configuration Using a Download Cable
In this section, the generic term "download cable" includes the Altera USB-Blaster
universal serial bus (USB) port download cable, MasterBlaster™ serial/USB
communications cable, ByteBlaster II parallel port download cable, the
ByteBlasterMV™ parallel port download cable, and the Ethernet-Blaster
communications cable.
In the PS configuration with a download cable, an intelligent host (such as a PC)
transfers data from a storage device to the device using the download cable.
The programming hardware or download cable then places the configuration data
one bit at a time on the
DATA[0]
pin of the device. The configuration data is clocked
into the target device until
CONF_DONE
goes high. The
CONF_DONE
pin must have an
external 10-k pull-up resistor for the device to initialize.
When you use a download cable, setting the
Auto-restart configuration after error
option does not affect the configuration cycle because you must manually restart
configuration in the Quartus II software when an error occurs. Additionally, the
Enable user-supplied start-up clock (CLKUSR)
option has no effect on the device
initialization because this option is disabled in the
.sof
when programming the device
using the Quartus II programmer and download cable. Therefore, if you turn on the
CLKUSR
option, you do not need to provide a clock on
CLKUSR
when you are
configuring the device with the Quartus II programmer and a download cable.
Cyclone III Device Handbook
Volume 1
August 2012 Altera Corporation