欢迎访问ic37.com |
会员登录 免费注册
发布采购

EP2S90F1020C4N 参数 Datasheet PDF下载

EP2S90F1020C4N图片预览
型号: EP2S90F1020C4N
PDF下载: 下载PDF文件 查看货源
内容描述: Stratix II系列提供了以下功能 [The Stratix II family offers the following features]
分类和应用: 现场可编程门阵列可编程逻辑LTE时钟
文件页数/大小: 238 页 / 2897 K
品牌: ALTERA [ ALTERA CORPORATION ]
 浏览型号EP2S90F1020C4N的Datasheet PDF文件第66页浏览型号EP2S90F1020C4N的Datasheet PDF文件第67页浏览型号EP2S90F1020C4N的Datasheet PDF文件第68页浏览型号EP2S90F1020C4N的Datasheet PDF文件第69页浏览型号EP2S90F1020C4N的Datasheet PDF文件第71页浏览型号EP2S90F1020C4N的Datasheet PDF文件第72页浏览型号EP2S90F1020C4N的Datasheet PDF文件第73页浏览型号EP2S90F1020C4N的Datasheet PDF文件第74页  
PLLs & Clock Networks  
Figure 2–42. Global & Regional Clock Connections from Corner Clock Pins &  
Fast PLL Outputs  
Note (1)  
Note to Figure 2–42:  
(1) The corner fast PLLs can also be driven through the global or regional clock  
networks. The global or regional clock input can be driven by an output from  
another PLL, a pin-driven dedicated global or regional clock, or through a clock  
control block, provided the clock control block is fed by an output from another  
PLL or a pin-driven dedicated global or regional clock. An internally generated  
global signal cannot drive the PLL.  
2–62  
Stratix II Device Handbook, Volume 1  
Altera Corporation  
May 2007  
 复制成功!