欢迎访问ic37.com |
会员登录 免费注册
发布采购

EP2S90F1020C4N 参数 Datasheet PDF下载

EP2S90F1020C4N图片预览
型号: EP2S90F1020C4N
PDF下载: 下载PDF文件 查看货源
内容描述: Stratix II系列提供了以下功能 [The Stratix II family offers the following features]
分类和应用: 现场可编程门阵列可编程逻辑LTE时钟
文件页数/大小: 238 页 / 2897 K
品牌: ALTERA [ ALTERA CORPORATION ]
 浏览型号EP2S90F1020C4N的Datasheet PDF文件第41页浏览型号EP2S90F1020C4N的Datasheet PDF文件第42页浏览型号EP2S90F1020C4N的Datasheet PDF文件第43页浏览型号EP2S90F1020C4N的Datasheet PDF文件第44页浏览型号EP2S90F1020C4N的Datasheet PDF文件第46页浏览型号EP2S90F1020C4N的Datasheet PDF文件第47页浏览型号EP2S90F1020C4N的Datasheet PDF文件第48页浏览型号EP2S90F1020C4N的Datasheet PDF文件第49页  
Stratix II Architecture  
Figure 2–25. M-RAM Block LAB Row Interface Note (1)  
Row Unit Interface Allows LAB  
Rows to Drive Port A Datain,  
Dataout, Address and Control  
Signals to and from M-RAM Block  
Row Unit Interface Allows LAB  
Rows to Drive Port B Datain,  
Dataout, Address and Control  
Signals to and from M-RAM Block  
L0  
L1  
R0  
R1  
M-RAM Block  
L2  
L3  
L4  
L5  
R2  
R3  
R4  
R5  
Port A  
Port B  
LAB Interface  
Blocks  
LABs in Row  
M-RAM Boundary  
LABs in Row  
M-RAM Boundary  
Note to Figure 2–25:  
(1) Only R24 and C16 interconnects cross the M-RAM block boundaries.  
Altera Corporation  
May 2007  
2–37  
Stratix II Device Handbook, Volume 1  
 复制成功!