欢迎访问ic37.com |
会员登录 免费注册
发布采购

EP2C8F256I8N 参数 Datasheet PDF下载

EP2C8F256I8N图片预览
型号: EP2C8F256I8N
PDF下载: 下载PDF文件 查看货源
内容描述: Cyclone II器件手册,卷1 [Cyclone II Device Handbook, Volume 1]
分类和应用:
文件页数/大小: 470 页 / 5765 K
品牌: ALTERA [ ALTERA CORPORATION ]
 浏览型号EP2C8F256I8N的Datasheet PDF文件第43页浏览型号EP2C8F256I8N的Datasheet PDF文件第44页浏览型号EP2C8F256I8N的Datasheet PDF文件第45页浏览型号EP2C8F256I8N的Datasheet PDF文件第46页浏览型号EP2C8F256I8N的Datasheet PDF文件第48页浏览型号EP2C8F256I8N的Datasheet PDF文件第49页浏览型号EP2C8F256I8N的Datasheet PDF文件第50页浏览型号EP2C8F256I8N的Datasheet PDF文件第51页  
Cyclone II Architecture  
Global Clock Network  
The 16 or 8 global clock networks drive throughout the entire device.  
Dedicated clock pins (CLK[]), PLL outputs, the logic array, and  
dual-purpose clock (DPCLK[]) pins can also drive the global clock  
network.  
The global clock network can provide clocks for all resources within the  
device, such as IOEs, LEs, memory blocks, and embedded multipliers.  
The global clock lines can also be used for control signals, such as clock  
enables and synchronous or asynchronous clears fed from the external  
pin, or DQS signals for DDR SDRAM or QDRII SRAM interfaces. Internal  
logic can also drive the global clock network for internally generated  
global clocks and asynchronous clears, clock enables, or other control  
signals with large fan-out.  
Clock Control Block  
There is a clock control block for each global clock network available in  
Cyclone II devices. The clock control blocks are arranged on the device  
periphery and there are a maximum of 16 clock control blocks available  
per Cyclone II device. The larger Cyclone II devices (EP2C15 devices and  
larger) have 16 clock control blocks, four on each side of the device. The  
smaller Cyclone II devices (EP2C5 and EP2C8 devices) have eight clock  
control blocks, four on the left and right sides of the device.  
The control block has these functions:  
Dynamic global clock network clock source selection  
Dynamic enable/disable of the global clock network  
In Cyclone II devices, the dedicated CLK[] pins, PLL counter outputs,  
DPCLK[] pins, and internal logic can all feed the clock control block. The  
output from the clock control block in turn feeds the corresponding  
global clock network.  
The following sources can be inputs to a given clock control block:  
Four clock pins on the same side as the clock control block  
Three PLL clock outputs from a PLL  
Four DPCLK pins (including CDPCLK pins) on the same side as the  
clock control block  
Four internally-generated signals  
Altera Corporation  
February 2007  
2–21  
Cyclone II Device Handbook, Volume 1  
 复制成功!