欢迎访问ic37.com |
会员登录 免费注册
发布采购

EP2C35F672C8N 参数 Datasheet PDF下载

EP2C35F672C8N图片预览
型号: EP2C35F672C8N
PDF下载: 下载PDF文件 查看货源
内容描述: Cyclone II器件手册,卷1 [Cyclone II Device Handbook, Volume 1]
分类和应用: 现场可编程门阵列可编程逻辑LTE时钟
文件页数/大小: 470 页 / 5764 K
品牌: ALTERA [ ALTERA CORPORATION ]
 浏览型号EP2C35F672C8N的Datasheet PDF文件第305页浏览型号EP2C35F672C8N的Datasheet PDF文件第306页浏览型号EP2C35F672C8N的Datasheet PDF文件第307页浏览型号EP2C35F672C8N的Datasheet PDF文件第308页浏览型号EP2C35F672C8N的Datasheet PDF文件第310页浏览型号EP2C35F672C8N的Datasheet PDF文件第311页浏览型号EP2C35F672C8N的Datasheet PDF文件第312页浏览型号EP2C35F672C8N的Datasheet PDF文件第313页  
Selectable I/O Standards in Cyclone II Devices  
I/O Driver Impedance Matching (RS) and Series Termination (RS)  
Cyclone II devices support driver impedance matching to the impedance  
of the transmission line, typically 25 or 50 Ω. When used with the output  
drivers, on-chip termination (OCT) sets the output driver impedance to  
25 or 50 Ωby choosing the driver strength. Once matching impedance is  
selected, driver current can not be changed. Table 10–7 provides a list of  
output standards that support impedance matching. All I/O banks and  
I/O pins support impedance matching and series termination. Dedicated  
configuration pins and JTAG pins do not support impedance matching or  
series termination.  
Table 10–7. Selectable I/O Drivers with Impedance Matching and Series  
Termination  
Target RS (Ω)  
I/O Standard  
3.3-V LVTTL/CMOS  
25 (1)  
50 (1)  
50 (1)  
50 (1)  
50 (1)  
2.5-V LVTTL/CMOS  
1.8-V LVTTL/CMOS  
SSTL-2 class I  
SSTL-18 class I  
Note to Table 10–7:  
(1) These RS values are nominal values. Actual impedance varies across process,  
voltage, and temperature conditions. Tolerance is specified in the DC  
Characteristics and Timing Specifications chapter in volume 1 of the Cyclone II  
Handbook.  
This section provides pad placement guidelines for the programmable  
I/O standards supported by Cyclone II devices and includes essential  
information for designing systems using the devices’ selectable I/O  
capabilities. This section also discusses the DC limitations and guidelines.  
Pad Placement  
and DC  
Guidelines  
Quartus II software provides user controlled restriction relaxation  
options for some placement constraints. When a default restriction is  
relaxed by a user, the Quartus II fitter generates warnings.  
f
For more information about how Quartus II software checks I/O  
restrictions, refer to the I/O Management chapter in volume 2 of the  
Quartus II Handbook.  
Altera Corporation  
February 2008  
10–27  
Cyclone II Device Handbook, Volume 1