欢迎访问ic37.com |
会员登录 免费注册
发布采购

EP2C35F672C8N 参数 Datasheet PDF下载

EP2C35F672C8N图片预览
型号: EP2C35F672C8N
PDF下载: 下载PDF文件 查看货源
内容描述: Cyclone II器件手册,卷1 [Cyclone II Device Handbook, Volume 1]
分类和应用: 现场可编程门阵列可编程逻辑LTE时钟
文件页数/大小: 470 页 / 5764 K
品牌: ALTERA [ ALTERA CORPORATION ]
 浏览型号EP2C35F672C8N的Datasheet PDF文件第147页浏览型号EP2C35F672C8N的Datasheet PDF文件第148页浏览型号EP2C35F672C8N的Datasheet PDF文件第149页浏览型号EP2C35F672C8N的Datasheet PDF文件第150页浏览型号EP2C35F672C8N的Datasheet PDF文件第152页浏览型号EP2C35F672C8N的Datasheet PDF文件第153页浏览型号EP2C35F672C8N的Datasheet PDF文件第154页浏览型号EP2C35F672C8N的Datasheet PDF文件第155页  
DC Characteristics and Timing Specifications  
= 1000 / (1000/toggle rate at default load + derating factor * load  
value in pF/1000)  
For example, the output toggle rate at 0 pF (default) load for SSTL-18  
Class II 18mA I/O standard is 270 MHz on a 6 device column I/O pin.  
The derating factor is 29 ps/pF. For a 10pF load, the toggle rate is  
calculated as:  
1000 / (1000/270 + 29 × 10/1000) = 250 (MHz)  
Tables 5–44 through 5–46 show the I/O toggle rates for Cyclone II  
devices.  
Table 5–44. Maximum Input Clock Toggle Rate on Cyclone II Devices (Part 1 of 2)  
Maximum Input Clock Toggle Rate on Cyclone II Devices (MHz)  
Dedicated Clock  
Column I/O Pins  
Row I/O Pins  
Inputs  
I/O Standard  
–6 –7  
–8  
–6  
–7  
–8  
–6  
–7  
–8  
Speed Speed Speed Speed Speed Speed Speed Speed Speed  
Grade Grade Grade Grade Grade Grade Grade Grade Grade  
LVTTL  
2.5V  
450  
450  
450  
300  
450  
500  
500  
500  
500  
500  
500  
500  
500  
405  
405  
405  
270  
405  
500  
500  
500  
500  
500  
500  
500  
500  
360  
360  
360  
240  
360  
500  
500  
500  
500  
500  
500  
500  
500  
450  
450  
450  
300  
450  
500  
500  
500  
500  
500  
500  
500  
500  
350  
350  
500  
405  
405  
405  
270  
405  
500  
500  
500  
500  
500  
500  
500  
500  
315  
315  
500  
360  
360  
360  
240  
360  
500  
500  
500  
500  
500  
500  
500  
500  
280  
280  
500  
420  
450  
450  
300  
420  
500  
500  
500  
500  
500  
500  
500  
500  
350  
350  
500  
380  
405  
405  
270  
380  
500  
500  
500  
500  
500  
500  
500  
500  
315  
315  
500  
340  
360  
360  
240  
340  
500  
500  
500  
500  
500  
500  
500  
500  
280  
280  
500  
1.8V  
1.5V  
LVCMOS  
SSTL_2_CLASS_I  
SSTL_2_CLASS_II  
SSTL_18_CLASS_I  
SSTL_18_CLASS_II  
1.5V_HSTL_CLASS_I  
1.5V_HSTL_CLASS_II  
1.8V_HSTL_CLASS_I  
1.8V_HSTL_CLASS_II  
PCI  
PCI-X  
DIFFERENTIAL_SSTL_2_  
CLASS_I  
500  
500  
500  
DIFFERENTIAL_SSTL_2_  
CLASS_II  
500  
500  
500  
500  
500  
500  
500  
500  
500  
Altera Corporation  
February 2008  
5–47  
Cyclone II Device Handbook, Volume 1