欢迎访问ic37.com |
会员登录 免费注册
发布采购

EP2C20F256C8N 参数 Datasheet PDF下载

EP2C20F256C8N图片预览
型号: EP2C20F256C8N
PDF下载: 下载PDF文件 查看货源
内容描述: Cyclone II器件手册,卷1 [Cyclone II Device Handbook, Volume 1]
分类和应用: 可编程逻辑PC时钟
文件页数/大小: 470 页 / 5764 K
品牌: ALTERA [ ALTERA CORPORATION ]
 浏览型号EP2C20F256C8N的Datasheet PDF文件第235页浏览型号EP2C20F256C8N的Datasheet PDF文件第236页浏览型号EP2C20F256C8N的Datasheet PDF文件第237页浏览型号EP2C20F256C8N的Datasheet PDF文件第238页浏览型号EP2C20F256C8N的Datasheet PDF文件第240页浏览型号EP2C20F256C8N的Datasheet PDF文件第241页浏览型号EP2C20F256C8N的Datasheet PDF文件第242页浏览型号EP2C20F256C8N的Datasheet PDF文件第243页  
Cyclone II Memory Blocks  
Independent Clock Mode  
Cyclone II memory blocks can implement independent clock mode for  
true dual-port memory. In this mode, a separate clock is available for each  
port (A and B). Clock A controls all registers on the port A side, while  
clock B controls all registers on the port B side. Each port also supports  
independent clock enables for port A and B registers. However, ports do  
not support asynchronous clear signals for the registers.  
Figure 8–13 shows a memory block in independent clock mode.  
Altera Corporation  
February 2008  
8–17  
Cyclone II Device Handbook, Volume 1  
 复制成功!