PLLs in Cyclone II Devices
clock sources and the clkenasignals for the global clock network
multiplexers can be set through the Quartus II software using the
altclkctrlmegafunction.
clkena signals
In Cyclone II devices, the clkenasignals are supported at the clock
network level. Figure 7–14 shows how the clkenais implemented. This
allows you to gate off the clock even when a PLL is not being used. Upon
re-enabling the output clock, the PLL does not need a resynchronization
or relock period because the clock is gated off at the clock network level.
Also, the PLL can remain locked independent of the clkenasignals since
the loop-related counters are not affected.
Figure 7–14. clkena Implementation
clkena
clkin
clkena_out
D
Q
clk_out
Figure 7–15 shows the waveform example for a clock output enable.
clkenais synchronous to the falling edge of the clock (clkin).
This feature is useful for applications that require a low power or sleep
mode. The exact amount of power saved when using this feature is
pending device characterization.
Altera Corporation
February 2007
7–29
Cyclone II Device Handbook, Volume 1
ALTERA [ ALTERA CORPORATION ]
