欢迎访问ic37.com |
会员登录 免费注册
发布采购

EP2C20F256C8N 参数 Datasheet PDF下载

EP2C20F256C8N图片预览
型号: EP2C20F256C8N
PDF下载: 下载PDF文件 查看货源
内容描述: Cyclone II器件手册,卷1 [Cyclone II Device Handbook, Volume 1]
分类和应用: 可编程逻辑PC时钟
文件页数/大小: 470 页 / 5764 K
品牌: ALTERA [ ALTERA CORPORATION ]
 浏览型号EP2C20F256C8N的Datasheet PDF文件第166页浏览型号EP2C20F256C8N的Datasheet PDF文件第167页浏览型号EP2C20F256C8N的Datasheet PDF文件第168页浏览型号EP2C20F256C8N的Datasheet PDF文件第169页浏览型号EP2C20F256C8N的Datasheet PDF文件第171页浏览型号EP2C20F256C8N的Datasheet PDF文件第172页浏览型号EP2C20F256C8N的Datasheet PDF文件第173页浏览型号EP2C20F256C8N的Datasheet PDF文件第174页  
Timing Specifications  
PLL Timing Specifications  
Table 5–54 describes the Cyclone II PLL specifications when operating in  
the commercial junction temperature range (0° to 85° C), the industrial  
junction temperature range (–40° to 100° C), the automotive junction  
temperature range (–40° to 125° C), and the extended temperature range  
(–40° to 125° C). Follow the PLL specifications for –8 speed grade devices  
when operating in the industrial, automotive, or extended temperature  
range.  
Table 5–54. PLL Specifications Note (1) (Part 1 of 2)  
Symbol  
Parameter  
Min  
Typ  
Max  
Unit  
fIN  
Input clock frequency (–6 speed grade)  
Input clock frequency (–7 speed grade)  
Input clock frequency (–8 speed grade)  
PFD input frequency (–6 speed grade)  
PFD input frequency (–7 speed grade)  
PFD input frequency (–8 speed grade)  
Input clock duty cycle  
10  
10  
10  
10  
10  
10  
40  
200  
(4)  
(4)  
MHz  
MHz  
MHz  
MHz  
MHz  
MHz  
%
(4)  
fINPFD  
402.5  
402.5  
402.5  
60  
fINDUTY  
tINJITTER (5)  
Input clock period jitter  
ps  
fOUT_EXT (external  
clock output)  
PLL output frequency (–6 speed grade)  
PLL output frequency (–7 speed grade)  
PLL output frequency (–8 speed grade)  
PLL output frequency (–6 speed grade)  
PLL output frequency (–7 speed grade)  
PLL output frequency (–8 speed grade)  
10  
10  
10  
10  
10  
10  
45  
(4)  
MHz  
MHz  
MHz  
MHz  
MHz  
MHz  
%
(4)  
(4)  
fOUT (to global clock)  
500  
450  
402.5  
55  
tOUTDUTY  
Duty cycle for external clock output (when  
set to 50%)  
tJITTER (p-p) (2)  
Period jitter for external clock output  
fOUT_EXT > 100 MHz  
300  
ps  
fOUT_EXT 100 MHz  
30  
mUI  
tLOCK  
Time required to lock from end of device  
configuration  
100 (6)  
μs  
tPLL_PSERR  
Accuracy of PLL phase shift  
60  
ps  
5–66  
Altera Corporation  
February 2008  
Cyclone II Device Handbook, Volume 1  
 复制成功!