Stratix GX Architecture
Figure 4–30. DSP Block Diagram for 9 × 9-Bit Configuration
D
Q
ENA
CLRN
D
Q
ENA
CLRN
D
Q
ENA
Adder/
Subtractor/
1a
CLRN
D
Q
ENA
CLRN
D
Q
ENA
CLRN
D
Q
ENA
CLRN
Summation
D
Q
ENA
CLRN
D
Q
ENA
CLRN
D
Q
ENA
Adder/
Subtractor/
1b
CLRN
D
Q
ENA
CLRN
D
Q
ENA
CLRN
D
Q
ENA
Output
Selection
CLRN
D
ENA
Q
Multiplexer
D
ENA
Q
CLRN
CLRN
D
Q
ENA
CLRN
D
Q
ENA
Adder/
Subtractor/
2a
CLRN
D
Q
ENA
CLRN
D
Q
ENA
CLRN
D
Q
ENA
CLRN
Summation
D
Q
ENA
CLRN
D
Q
ENA
CLRN
D
Q
ENA
Adder/
Subtractor/
2b
CLRN
D
Q
ENA
CLRN
D
Q
ENA
CLRN
D
Q
ENA
CLRN
To MultiTrack
Interconnect
Altera Corporation
February 2005
4–51
Stratix GX Device Handbook, Volume 1