Digital Signal Processing Block
Figure 2–31. DSP Block Diagram for 9 × 9-Bit Configuration
D
Q
ENA
CLRN
D
Q
ENA
CLRN
D
Q
ENA
Adder/
Subtractor/
1a
CLRN
D
Q
ENA
CLRN
D
Q
ENA
CLRN
D
Q
ENA
CLRN
Summation
D
Q
ENA
CLRN
D
Q
ENA
CLRN
D
Q
ENA
Adder/
Subtractor/
1b
CLRN
D
Q
ENA
CLRN
D
Q
ENA
CLRN
D
Q
ENA
Output
Selection
Multiplexer
CLRN
D
ENA
Q
D
ENA
Q
CLRN
CLRN
D
Q
ENA
CLRN
D
Q
ENA
Adder/
Subtractor/
2a
CLRN
D
Q
ENA
CLRN
D
Q
ENA
CLRN
D
Q
ENA
CLRN
Summation
D
Q
ENA
CLRN
D
Q
ENA
CLRN
D
Q
ENA
Adder/
Subtractor/
2b
CLRN
D
Q
ENA
CLRN
D
Q
ENA
CLRN
D
Q
ENA
CLRN
To MultiTrack
Interconnect
2–56
Altera Corporation
July 2005
Stratix Device Handbook, Volume 1