欢迎访问ic37.com |
会员登录 免费注册
发布采购

EP1S25F672I7N 参数 Datasheet PDF下载

EP1S25F672I7N图片预览
型号: EP1S25F672I7N
PDF下载: 下载PDF文件 查看货源
内容描述: [Field Programmable Gate Array, 25660-Cell, CMOS, PBGA672, 35 X 35 MM, 1.27 MM PITCH, LEAD FREE, BGA-672]
分类和应用: LTE可编程逻辑
文件页数/大小: 292 页 / 1528 K
品牌: ALTERA [ ALTERA CORPORATION ]
 浏览型号EP1S25F672I7N的Datasheet PDF文件第64页浏览型号EP1S25F672I7N的Datasheet PDF文件第65页浏览型号EP1S25F672I7N的Datasheet PDF文件第66页浏览型号EP1S25F672I7N的Datasheet PDF文件第67页浏览型号EP1S25F672I7N的Datasheet PDF文件第69页浏览型号EP1S25F672I7N的Datasheet PDF文件第70页浏览型号EP1S25F672I7N的Datasheet PDF文件第71页浏览型号EP1S25F672I7N的Datasheet PDF文件第72页  
TriMatrix Memory  
Independent Clock Mode  
The memory blocks implement independent clock mode for true dual-  
port memory. In this mode, a separate clock is available for each port  
(ports A and B). Clock A controls all registers on the port A side, while  
clock B controls all registers on the port B side. Each port, A and B, also  
supports independent clock enables and asynchronous clear signals for  
port A and B registers. Figure 2–24 shows a TriMatrix memory block in  
independent clock mode.  
2–44  
Stratix Device Handbook, Volume 1  
Altera Corporation  
July 2005