欢迎访问ic37.com |
会员登录 免费注册
发布采购

EP1S25F672I7N 参数 Datasheet PDF下载

EP1S25F672I7N图片预览
型号: EP1S25F672I7N
PDF下载: 下载PDF文件 查看货源
内容描述: [Field Programmable Gate Array, 25660-Cell, CMOS, PBGA672, 35 X 35 MM, 1.27 MM PITCH, LEAD FREE, BGA-672]
分类和应用: LTE可编程逻辑
文件页数/大小: 292 页 / 1528 K
品牌: ALTERA [ ALTERA CORPORATION ]
 浏览型号EP1S25F672I7N的Datasheet PDF文件第16页浏览型号EP1S25F672I7N的Datasheet PDF文件第17页浏览型号EP1S25F672I7N的Datasheet PDF文件第18页浏览型号EP1S25F672I7N的Datasheet PDF文件第19页浏览型号EP1S25F672I7N的Datasheet PDF文件第21页浏览型号EP1S25F672I7N的Datasheet PDF文件第22页浏览型号EP1S25F672I7N的Datasheet PDF文件第23页浏览型号EP1S25F672I7N的Datasheet PDF文件第24页  
Features  
The Stratix family offers the following features:  
Features  
10,570 to 79,040 LEs; see Table 1–1  
Up to 7,427,520 RAM bits (928,440 bytes) available without reducing  
logic resources  
TM  
TriMatrix memory consisting of three RAM block sizes to  
implement true dual-port memory and first-in first-out (FIFO)  
buffers  
High-speed DSP blocks provide dedicated implementation of  
multipliers (faster than 300 MHz), multiply-accumulate functions,  
and finite impulse response (FIR) filters  
Up to 16 global clocks with 22 clocking resources per device region  
Up to 12 PLLs (four enhanced PLLs and eight fast PLLs) per device  
provide spread spectrum, programmable bandwidth, clock switch-  
over, real-time PLL reconfiguration, and advanced multiplication  
and phase shifting  
Support for numerous single-ended and differential I/O standards  
High-speed differential I/O support on up to 116 channels with up  
to 80 channels optimized for 840 megabits per second (Mbps)  
Support for high-speed networking and communications bus  
TM  
standards including RapidIO, UTOPIA IV, CSIX, HyperTransport  
technology, 10G Ethernet XSBI, SPI-4 Phase 2 (POS-PHY Level 4),  
and SFI-4  
Differential on-chip termination support for LVDS  
Support for high-speed external memory, including zero bus  
turnaround (ZBT) SRAM, quad data rate (QDR and QDRII) SRAM,  
double data rate (DDR) SDRAM, DDR fast cycle RAM (FCRAM),  
and single data rate (SDR) SDRAM  
Support for 66-MHz PCI (64 and 32 bit) in -6 and faster speed-grade  
devices, support for 33-MHz PCI (64 and 32 bit) in -8 and faster  
speed-grade devices  
Support for 133-MHz PCI-X 1.0 in -5 speed-grade devices  
Support for 100-MHz PCI-X 1.0 in -6 and faster speed-grade devices  
Support for 66-MHz PCI-X 1.0 in -7 speed-grade devices  
Support for multiple intellectual property megafunctions from  
Altera MegaCore® functions and Altera Megafunction Partners  
SM  
Program (AMPP ) megafunctions  
Support for remote configuration updates  
1–2  
Altera Corporation  
Stratix Device Handbook, Volume 1  
July 2005