欢迎访问ic37.com |
会员登录 免费注册
发布采购

EP1AGX50DF1152I6N 参数 Datasheet PDF下载

EP1AGX50DF1152I6N图片预览
型号: EP1AGX50DF1152I6N
PDF下载: 下载PDF文件 查看货源
内容描述: 第一节的Arria GX器件数据手册 [Section I. Arria GX Device Data Sheet]
分类和应用: 现场可编程门阵列可编程逻辑时钟
文件页数/大小: 234 页 / 3509 K
品牌: ALTERA [ ALTERA CORPORATION ]
 浏览型号EP1AGX50DF1152I6N的Datasheet PDF文件第5页浏览型号EP1AGX50DF1152I6N的Datasheet PDF文件第6页浏览型号EP1AGX50DF1152I6N的Datasheet PDF文件第7页浏览型号EP1AGX50DF1152I6N的Datasheet PDF文件第8页浏览型号EP1AGX50DF1152I6N的Datasheet PDF文件第10页浏览型号EP1AGX50DF1152I6N的Datasheet PDF文件第11页浏览型号EP1AGX50DF1152I6N的Datasheet PDF文件第12页浏览型号EP1AGX50DF1152I6N的Datasheet PDF文件第13页  
Chapter 2: Arria GX Architecture  
2–3  
Transceivers  
Each transceiver channel is full-duplex and consists of a transmitter channel and a  
receiver channel.  
The transmitter channel contains the following sub-blocks:  
Transmitter phase compensation first-in first-out (FIFO) buffer  
Byte serializer (optional)  
8B/10B encoder (optional)  
Serializer (parallel-to-serial converter)  
Transmitter differential output buffer  
The receiver channel contains the following:  
Receiver differential input buffer  
Receiver lock detector and run length checker  
CRU  
Deserializer  
Pattern detector  
Word aligner  
Lane deskew  
Rate matcher (optional)  
8B/10B decoder (optional)  
Byte deserializer (optional)  
Receiver phase compensation FIFO buffer  
You can configure the transceiver channels to the desired functional modes using the  
ALT2GXB MegaCore instance in the Quartus® II MegaWizardPlug-in Manager for  
the Arria GX device family. Depending on the selected functional mode, the  
Quartus II software automatically configures the transceiver channels to employ a  
subset of the sub-blocks listed above.  
Transmitter Path  
This section describes the data path through the Arria GX transmitter. The sub-blocks  
are described in order from the PLD-transmitter parallel interface to the serial  
transmitter buffer.  
Clock Multiplier Unit  
Each transceiver block has a clock multiplier unit (CMU) that takes in a reference  
clock and synthesizes two clocks: a high-speed serial clock to serialize the data and a  
low-speed parallel clock to clock the transmitter digital logic (PCS).  
The CMU is further divided into three sub-blocks:  
One transmitter PLL  
One central clock divider block  
Four local clock divider blocks (one per channel)  
© December 2009 Altera Corporation  
Arria GX Device Handbook, Volume 1