欢迎访问ic37.com |
会员登录 免费注册
发布采购

EP1AGX50DF1152I6N 参数 Datasheet PDF下载

EP1AGX50DF1152I6N图片预览
型号: EP1AGX50DF1152I6N
PDF下载: 下载PDF文件 查看货源
内容描述: 第一节的Arria GX器件数据手册 [Section I. Arria GX Device Data Sheet]
分类和应用: 现场可编程门阵列可编程逻辑时钟
文件页数/大小: 234 页 / 3509 K
品牌: ALTERA [ ALTERA CORPORATION ]
 浏览型号EP1AGX50DF1152I6N的Datasheet PDF文件第1页浏览型号EP1AGX50DF1152I6N的Datasheet PDF文件第2页浏览型号EP1AGX50DF1152I6N的Datasheet PDF文件第3页浏览型号EP1AGX50DF1152I6N的Datasheet PDF文件第5页浏览型号EP1AGX50DF1152I6N的Datasheet PDF文件第6页浏览型号EP1AGX50DF1152I6N的Datasheet PDF文件第7页浏览型号EP1AGX50DF1152I6N的Datasheet PDF文件第8页浏览型号EP1AGX50DF1152I6N的Datasheet PDF文件第9页  
1–2  
Chapter 1: Arria GX Device Family Overview  
Features  
Main device features:  
TriMatrix memory consisting of three RAM block sizes to implement true  
dual-port memory and first-in first-out (FIFO) buffers with performance up to  
380 MHz  
Up to 16 global clock networks with up to 32 regional clock networks per  
device  
High-speed DSP blocks provide dedicated implementation of multipliers,  
multiply-accumulate functions, and finite impulse response (FIR) filters  
Up to four enhanced phase-locked loops (PLLs) per device provide spread  
spectrum, programmable bandwidth, clock switch-over, and advanced  
multiplication and phase shifting  
Support for numerous single-ended and differential I/O standards  
High-speed source-synchronous differential I/O support on up to 47 channels  
Support for source-synchronous bus standards, including SPI-4 Phase 2  
(POS-PHY Level 4), SFI-4.1, XSBI, UTOPIA IV, NPSI, and CSIX-L1  
Support for high-speed external memory including DDR and DDR2 SDRAM,  
and SDR SDRAM  
Support for multiple intellectual property megafunctions from Altera®  
MegaCore® functions and Altera Megafunction Partners Program (AMPPSM  
)
Support for remote configuration updates  
Table 1–1 lists Arria GX device features for FineLine BGA (FBGA) with flip chip  
packages.  
Table 1–1. Arria GX Device Features (Part 1 of 2)  
EP1AGX20C  
C
EP1AGX35C/D  
EP1AGX50C/D  
EP1AGX60C/D/E  
D
EP1AGX90E  
Feature  
Package  
C
D
C
D
C
E
E
484-pin,  
780-pin  
(Flip chip)  
484-pin  
780-pin  
484-pin  
780-pin,  
484-pin  
780-pin  
1152-pin 1152-pin  
(Flip chip)  
(Flip chip) (Flip chip) (Flip chip) 1152-pin  
(Flip chip)  
(Flip chip) (Flip chip)  
(Flip chip)  
ALMs  
8,632  
13,408  
20,064  
24,040  
36,088  
90,220  
Equivalent  
logic  
elements  
(LEs)  
21,580  
33,520  
50,160  
60,100  
Transceiver  
channels  
4
4
8
4
8
4
8
12  
12  
Transceiver  
data rate  
600 Mbps  
to 3.125  
Gbps  
600 Mbps to 3.125  
Gbps  
600 Mbps to 3.125  
Gbps  
600 Mbps to 3.125 Gbps  
600 Mbps  
to 3.125  
Gbps  
Source-  
synchronous  
receive  
31  
31  
31  
31  
31, 42  
31  
31  
42  
47  
channels  
Arria GX Device Handbook, Volume 1  
© December 2009 Altera Corporation