欢迎访问ic37.com |
会员登录 免费注册
发布采购

DSF10K 参数 Datasheet PDF下载

DSF10K图片预览
型号: DSF10K
PDF下载: 下载PDF文件 查看货源
内容描述: 嵌入式可编程逻辑系列 [EMBEDDED PROGRAMMABLE LOGIC FAMILY]
分类和应用: 可编程逻辑
文件页数/大小: 138 页 / 1955 K
品牌: ALTERA [ ALTERA CORPORATION ]
 浏览型号DSF10K的Datasheet PDF文件第19页浏览型号DSF10K的Datasheet PDF文件第20页浏览型号DSF10K的Datasheet PDF文件第21页浏览型号DSF10K的Datasheet PDF文件第22页浏览型号DSF10K的Datasheet PDF文件第24页浏览型号DSF10K的Datasheet PDF文件第25页浏览型号DSF10K的Datasheet PDF文件第26页浏览型号DSF10K的Datasheet PDF文件第27页  
FLEX 10K Embedded Programmable Logic Family Data Sheet  
Asynchronous Clear  
The flipflop can be cleared by either LABCTRL1or LABCTRL2. In this mode,  
the preset signal is tied to V to deactivate it.  
CC  
Asynchronous Preset  
An asynchronous preset is implemented as either an asynchronous load,  
or with an asynchronous clear. If DATA3is tied to V , asserting LABCTRL1  
CC  
asynchronously loads a one into the register. Alternatively, the  
MAX+PLUS II software can provide preset control by using the clear and  
inverting the input and output of the register. Inversion control is  
available for the inputs to both LEs and IOEs. Therefore, if a register is  
preset by only one of the two LABCTRLsignals, the DATA3input is not  
needed and can be used for one of the LE operating modes.  
Asynchronous Preset & Clear  
When implementing asynchronous clear and preset, LABCTRL1controls  
the preset and LABCTRL2controls the clear. DATA3is tied to V , therefore,  
CC  
asserting LABCTRL1asynchronously loads a one into the register,  
effectively presetting the register. Asserting LABCTRL2clears the register.  
Asynchronous Load with Clear  
When implementing an asynchronous load in conjunction with the clear,  
LABCTRL1implements the asynchronous load of DATA3by controlling the  
register preset and clear. LABCTRL2implements the clear by controlling  
the register clear; LABCTRL2does not have to feed the preset circuits.  
Asynchronous Load with Preset  
When implementing an asynchronous load in conjunction with preset, the  
MAX+PLUS II software provides preset control by using the clear and  
inverting the input and output of the register. Asserting LABCTRL2presets  
the register, while asserting LABCTRL1loads the register. The  
MAX+PLUS II software inverts the signal that drives DATA3to account for  
the inversion of the register’s output.  
Asynchronous Load without Preset or Clear  
When implementing an asynchronous load without preset or clear,  
LABCTRL1implements the asynchronous load of DATA3by controlling the  
register preset and clear.  
Altera Corporation  
23  
 复制成功!